Home
last modified time | relevance | path

Searched refs:regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h6908 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddpcs_4_2_3_offset.h1081 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddpcs_4_2_2_offset.h1045 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddpcs_4_2_0_offset.h1048 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11531 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_1_5_offset.h12122 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_5_1_offset.h10244 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_5_0_offset.h10265 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_1_4_offset.h11366 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_1_2_offset.h12257 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_2_1_offset.h11540 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_3_1_6_offset.h12613 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro
H A Ddcn_4_1_0_offset.h11815 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45 macro