Home
last modified time | relevance | path

Searched refs:regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h6858 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddpcs_4_2_3_offset.h1031 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddpcs_4_2_2_offset.h995 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddpcs_4_2_0_offset.h998 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11481 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_1_5_offset.h12072 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_5_1_offset.h10194 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_5_0_offset.h10215 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_1_4_offset.h11316 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_1_2_offset.h12207 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_2_1_offset.h11490 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_3_1_6_offset.h12563 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro
H A Ddcn_4_1_0_offset.h11765 #define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20 macro