Home
last modified time | relevance | path

Searched refs:regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h6558 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddpcs_4_2_3_offset.h835 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddpcs_4_2_2_offset.h799 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddpcs_4_2_0_offset.h802 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11285 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_1_5_offset.h11876 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_5_1_offset.h9998 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_5_0_offset.h10019 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_1_4_offset.h11120 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_1_2_offset.h12011 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_2_1_offset.h11294 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_3_1_6_offset.h12367 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro
H A Ddcn_4_1_0_offset.h11569 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42 macro