Home
last modified time | relevance | path

Searched refs:regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h6524 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddpcs_4_2_3_offset.h801 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddpcs_4_2_2_offset.h765 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddpcs_4_2_0_offset.h768 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11251 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_1_5_offset.h11842 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_5_1_offset.h9964 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_5_0_offset.h9985 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_1_4_offset.h11086 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_1_2_offset.h11977 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_2_1_offset.h11260 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_3_1_6_offset.h12333 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro
H A Ddcn_4_1_0_offset.h11535 #define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25 macro