Home
last modified time | relevance | path

Searched refs:regCP_MQD_BASE_ADDR_HI (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c1239 WREG32_SOC15(GC, 0, regCP_MQD_BASE_ADDR_HI, mqd->cp_mqd_base_addr_hi); in mes_v11_0_queue_init_register()
H A Dmes_v12_0.c1403 WREG32_SOC15(GC, 0, regCP_MQD_BASE_ADDR_HI, mqd->cp_mqd_base_addr_hi); in mes_v12_0_queue_init_register()
H A Dgfx_v12_0.c3291 WREG32_SOC15(GC, 0, regCP_MQD_BASE_ADDR_HI, in gfx_v12_0_kiq_init_register()
H A Dgfx_v11_0.c4414 WREG32_SOC15(GC, 0, regCP_MQD_BASE_ADDR_HI, in gfx_v11_0_kiq_init_register()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3284 #define regCP_MQD_BASE_ADDR_HI macro
H A Dgc_9_4_2_offset.h695 #define regCP_MQD_BASE_ADDR_HI macro
H A Dgc_12_0_0_offset.h3844 #define regCP_MQD_BASE_ADDR_HI macro
H A Dgc_11_0_3_offset.h4826 #define regCP_MQD_BASE_ADDR_HI macro
H A Dgc_11_0_0_offset.h4602 #define regCP_MQD_BASE_ADDR_HI macro