Home
last modified time | relevance | path

Searched refs:regCP_ME_IC_OP_CNTL (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v12_0.c2571 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_OP_CNTL); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
2584 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_OP_CNTL); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
2586 WREG32_SOC15(GC, 0, regCP_ME_IC_OP_CNTL, tmp); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
2590 tmp = RREG32_SOC15(GC, 0, regCP_ME_IC_OP_CNTL); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_12_0_0_offset.h6210 #define regCP_ME_IC_OP_CNTL … macro
H A Dgc_11_0_3_offset.h10284 #define regCP_ME_IC_OP_CNTL … macro
H A Dgc_11_0_0_offset.h9734 #define regCP_ME_IC_OP_CNTL … macro