Home
last modified time | relevance | path

Searched refs:regCP_MEC_MDBASE_HI (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v11_0.c2707 WREG32_SOC15(GC, 0, regCP_MEC_MDBASE_HI, in gfx_v11_0_config_mec_cache_rs64()
3800 WREG32_SOC15(GC, 0, regCP_MEC_MDBASE_HI, in gfx_v11_0_cp_compute_load_microcode_rs64()
H A Dgfx_v12_0.c2753 WREG32_SOC15(GC, 0, regCP_MEC_MDBASE_HI, in gfx_v12_0_cp_compute_load_microcode_rs64()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_offset.h8457 #define regCP_MEC_MDBASE_HI … macro
H A Dgc_12_0_0_offset.h6266 #define regCP_MEC_MDBASE_HI … macro
H A Dgc_11_0_3_offset.h10336 #define regCP_MEC_MDBASE_HI … macro
H A Dgc_11_0_0_offset.h9786 #define regCP_MEC_MDBASE_HI … macro