Home
last modified time | relevance | path

Searched refs:regCP_INT_CNTL (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v11_0.c5005 tmp = RREG32_SOC15(GC, 0, regCP_INT_CNTL); in gfx_v11_0_soft_reset()
5010 WREG32_SOC15(GC, 0, regCP_INT_CNTL, tmp); in gfx_v11_0_soft_reset()
5115 tmp = RREG32_SOC15(GC, 0, regCP_INT_CNTL); in gfx_v11_0_soft_reset()
5120 WREG32_SOC15(GC, 0, regCP_INT_CNTL, tmp); in gfx_v11_0_soft_reset()
5489 data = RREG32_SOC15(GC, 0, regCP_INT_CNTL); in gfx_v11_0_update_coarse_grain_clock_gating()
5494 WREG32_SOC15(GC, 0, regCP_INT_CNTL, data); in gfx_v11_0_update_coarse_grain_clock_gating()
H A Dgfx_v12_0.c4107 data = RREG32_SOC15(GC, 0, regCP_INT_CNTL); in gfx_v12_0_update_coarse_grain_clock_gating()
4112 WREG32_SOC15(GC, 0, regCP_INT_CNTL, data); in gfx_v12_0_update_coarse_grain_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h2812 #define regCP_INT_CNTL … macro
H A Dgc_9_4_2_offset.h359 #define regCP_INT_CNTL … macro
H A Dgc_12_0_0_offset.h3482 #define regCP_INT_CNTL … macro
H A Dgc_11_0_3_offset.h4354 #define regCP_INT_CNTL … macro
H A Dgc_11_0_0_offset.h4136 #define regCP_INT_CNTL … macro