Home
last modified time | relevance | path

Searched refs:regCP_HQD_VMID (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c1529 data = RREG32_SOC15(GC, 0, regCP_HQD_VMID); in mes_v11_0_queue_init_register()
1531 WREG32_SOC15(GC, 0, regCP_HQD_VMID, data); in mes_v11_0_queue_init_register()
H A Dmes_v12_1.c1382 data = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_VMID); in mes_v12_1_queue_init_register()
1384 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_VMID, data); in mes_v12_1_queue_init_register()
H A Dmes_v12_0.c1605 data = RREG32_SOC15(GC, 0, regCP_HQD_VMID); in mes_v12_0_queue_init_register()
1607 WREG32_SOC15(GC, 0, regCP_HQD_VMID, data); in mes_v12_0_queue_init_register()
H A Dgfx_v9_4_3.c116 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_VMID),
1994 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_VMID, mqd->cp_hqd_vmid); in gfx_v9_4_3_xcc_kiq_init_register()
H A Dgfx_v12_1.c143 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_VMID),
2665 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_VMID, mqd->cp_hqd_vmid); in gfx_v12_1_xcc_kiq_init_register()
H A Dgfx_v12_0.c157 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_VMID),
3415 WREG32_SOC15(GC, 0, regCP_HQD_VMID, mqd->cp_hqd_vmid); in gfx_v12_0_kiq_init_register()
H A Dgfx_v11_0.c223 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_VMID),
4575 WREG32_SOC15(GC, 0, regCP_HQD_VMID, mqd->cp_hqd_vmid); in gfx_v11_0_kiq_init_register()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3288 #define regCP_HQD_VMID macro
H A Dgc_9_4_2_offset.h699 #define regCP_HQD_VMID macro
H A Dgc_12_0_0_offset.h3848 #define regCP_HQD_VMID macro
H A Dgc_11_0_3_offset.h4830 #define regCP_HQD_VMID macro
H A Dgc_11_0_0_offset.h4606 #define regCP_HQD_VMID macro