Searched refs:regCP_HQD_PQ_RPTR (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | mes_v11_0.c | 1545 WREG32_SOC15(GC, 0, regCP_HQD_PQ_RPTR, 0); in mes_v11_0_kiq_dequeue()
|
| H A D | mes_v12_0.c | 1722 WREG32_SOC15(GC, 0, regCP_HQD_PQ_RPTR, 0); in mes_v12_0_kiq_dequeue_sched()
|
| H A D | gfx_v12_0.c | 164 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_RPTR),
3280 WREG32_SOC15(GC, 0, regCP_HQD_PQ_RPTR, in gfx_v12_0_kiq_init_register()
|
| H A D | gfx_v11_0.c | 209 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_RPTR),
4403 WREG32_SOC15(GC, 0, regCP_HQD_PQ_RPTR, in gfx_v11_0_kiq_init_register()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 3302 #define regCP_HQD_PQ_RPTR … macro
|
| H A D | gc_9_4_2_offset.h | 713 #define regCP_HQD_PQ_RPTR … macro
|
| H A D | gc_12_0_0_offset.h | 3862 #define regCP_HQD_PQ_RPTR … macro
|
| H A D | gc_11_0_3_offset.h | 4844 #define regCP_HQD_PQ_RPTR … macro
|
| H A D | gc_11_0_0_offset.h | 4620 #define regCP_HQD_PQ_RPTR … macro
|