Home
last modified time | relevance | path

Searched refs:regCP_HQD_PQ_CONTROL (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c128 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_CONTROL),
1837 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL); in gfx_v9_4_3_xcc_mqd_init()
1953 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL, in gfx_v9_4_3_xcc_kiq_init_register()
H A Dmes_v11_0.c1559 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v11_0_queue_init_register()
H A Dmes_v12_1.c1412 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v12_1_queue_init_register()
H A Dmes_v12_0.c1635 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v12_0_queue_init_register()
H A Dgfx_v12_1.c154 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_CONTROL),
2640 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL, in gfx_v12_1_xcc_kiq_init_register()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3314 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_9_4_2_offset.h725 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_12_0_0_offset.h3874 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_11_0_3_offset.h4856 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_11_0_0_offset.h4632 #define regCP_HQD_PQ_CONTROL macro