Home
last modified time | relevance | path

Searched refs:regCP_HQD_PQ_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c1257 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v11_0_queue_init_register()
H A Dmes_v12_0.c1421 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v12_0_queue_init_register()
H A Dgfx_v12_0.c168 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_CONTROL),
3305 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, in gfx_v12_0_kiq_init_register()
H A Dgfx_v11_0.c213 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_CONTROL),
4428 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, in gfx_v11_0_kiq_init_register()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3314 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_9_4_2_offset.h725 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_12_0_0_offset.h3874 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_11_0_3_offset.h4856 #define regCP_HQD_PQ_CONTROL macro
H A Dgc_11_0_0_offset.h4632 #define regCP_HQD_PQ_CONTROL macro