Searched refs:regCP_HQD_PQ_BASE_HI (Results 1 – 12 of 12) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_gfx_v11.c | 463 high == RREG32(SOC15_REG_OFFSET(GC, 0, regCP_HQD_PQ_BASE_HI))) in hqd_is_occupied_v11()
|
| H A D | mes_v11_0.c | 1245 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi); in mes_v11_0_queue_init_register()
|
| H A D | mes_v12_0.c | 1410 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi); in mes_v12_0_queue_init_register()
|
| H A D | mes_v12_1.c | 1318 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi); in mes_v12_1_queue_init_register()
|
| H A D | gfx_v12_0.c | 163 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_BASE_HI), 3347 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, in gfx_v12_0_kiq_init_register()
|
| H A D | gfx_v11_0.c | 217 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_BASE_HI), 4489 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, in gfx_v11_0_kiq_init_register()
|
| H A D | gfx_v12_1.c | 2313 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_BASE_HI, in gfx_v12_1_xcc_kiq_init_register()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 3300 #define regCP_HQD_PQ_BASE_HI … macro
|
| H A D | gc_9_4_2_offset.h | 711 #define regCP_HQD_PQ_BASE_HI … macro
|
| H A D | gc_12_0_0_offset.h | 3860 #define regCP_HQD_PQ_BASE_HI … macro
|
| H A D | gc_11_0_3_offset.h | 4842 #define regCP_HQD_PQ_BASE_HI … macro
|
| H A D | gc_11_0_0_offset.h | 4618 #define regCP_HQD_PQ_BASE_HI … macro
|