Home
last modified time | relevance | path

Searched refs:regCP_HQD_PQ_BASE_HI (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c1248 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi); in mes_v11_0_queue_init_register()
H A Dmes_v12_0.c1412 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi); in mes_v12_0_queue_init_register()
H A Dgfx_v12_0.c163 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_BASE_HI),
3301 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, in gfx_v12_0_kiq_init_register()
H A Dgfx_v11_0.c208 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_PQ_BASE_HI),
4424 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE_HI, in gfx_v11_0_kiq_init_register()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3300 #define regCP_HQD_PQ_BASE_HI macro
H A Dgc_9_4_2_offset.h711 #define regCP_HQD_PQ_BASE_HI macro
H A Dgc_12_0_0_offset.h3860 #define regCP_HQD_PQ_BASE_HI macro
H A Dgc_11_0_3_offset.h4842 #define regCP_HQD_PQ_BASE_HI macro
H A Dgc_11_0_0_offset.h4618 #define regCP_HQD_PQ_BASE_HI macro