Searched refs:regCP_HQD_IB_CONTROL (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_3.c | 132 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
1874 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_IB_CONTROL); in gfx_v9_4_3_xcc_mqd_init()
2038 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_IB_CONTROL, 0); in gfx_v9_4_3_xcc_q_fini_register()
|
| H A D | gfx_v12_1.c | 158 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
|
| H A D | gfx_v12_0.c | 172 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
|
| H A D | gfx_v11_0.c | 238 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 3322 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_9_4_2_offset.h | 733 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_12_0_0_offset.h | 3882 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_11_0_3_offset.h | 4864 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_11_0_0_offset.h | 4640 #define regCP_HQD_IB_CONTROL … macro
|