Searched refs:regCP_HQD_EOP_RPTR (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_gfx_v11.c | 250 WREG32(SOC15_REG_OFFSET(GC, 0, regCP_HQD_EOP_RPTR), in hqd_load_v11()
|
| H A D | gfx_v9_4_3.c | 137 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_RPTR),
|
| H A D | gfx_v12_1.c | 163 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_RPTR),
|
| H A D | gfx_v12_0.c | 177 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_RPTR),
|
| H A D | gfx_v11_0.c | 243 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_RPTR),
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 3366 #define regCP_HQD_EOP_RPTR … macro
|
| H A D | gc_9_4_2_offset.h | 777 #define regCP_HQD_EOP_RPTR … macro
|
| H A D | gc_12_0_0_offset.h | 3924 #define regCP_HQD_EOP_RPTR … macro
|
| H A D | gc_11_0_3_offset.h | 4908 #define regCP_HQD_EOP_RPTR … macro
|
| H A D | gc_11_0_0_offset.h | 4684 #define regCP_HQD_EOP_RPTR … macro
|