Searched refs:regCP_HQD_EOP_BASE_ADDR (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_3.c | 138 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_BASE_ADDR),
1956 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_EOP_BASE_ADDR, in gfx_v9_4_3_xcc_kiq_init_register()
|
| H A D | gfx_v12_0.c | 152 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_BASE_ADDR),
3173 WREG32_SOC15(GC, 0, regCP_HQD_EOP_BASE_ADDR, in gfx_v12_0_kiq_init_register()
|
| H A D | gfx_v11_0.c | 193 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_BASE_ADDR),
4251 WREG32_SOC15(GC, 0, regCP_HQD_EOP_BASE_ADDR, in gfx_v11_0_kiq_init_register()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 3360 #define regCP_HQD_EOP_BASE_ADDR … macro
|
| H A D | gc_9_4_2_offset.h | 771 #define regCP_HQD_EOP_BASE_ADDR … macro
|
| H A D | gc_11_5_0_offset.h | 3651 #define regCP_HQD_EOP_BASE_ADDR … macro
|
| H A D | gc_12_0_0_offset.h | 3918 #define regCP_HQD_EOP_BASE_ADDR … macro
|
| H A D | gc_11_0_3_offset.h | 4902 #define regCP_HQD_EOP_BASE_ADDR … macro
|
| H A D | gc_11_0_0_offset.h | 4678 #define regCP_HQD_EOP_BASE_ADDR … macro
|