Home
last modified time | relevance | path

Searched refs:regCPC_INT_CNTL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v12.c67 WREG32_SOC15(GC, 0, regCPC_INT_CNTL, in init_interrupts_v12()
H A Damdgpu_amdkfd_gfx_v11.c116 WREG32_SOC15(GC, 0, regCPC_INT_CNTL, in init_interrupts_v11()
H A Dgfx_v11_0.c6563 tmp = RREG32_SOC15(GC, 0, regCPC_INT_CNTL);
6566 WREG32_SOC15(GC, 0, regCPC_INT_CNTL, tmp);
6573 tmp = RREG32_SOC15(GC, 0, regCPC_INT_CNTL);
6576 WREG32_SOC15(GC, 0, regCPC_INT_CNTL, tmp);
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3032 #define regCPC_INT_CNTL macro
H A Dgc_9_4_2_offset.h571 #define regCPC_INT_CNTL macro
H A Dgc_11_5_0_offset.h3291 #define regCPC_INT_CNTL macro
H A Dgc_12_0_0_offset.h3602 #define regCPC_INT_CNTL macro
H A Dgc_11_0_3_offset.h4542 #define regCPC_INT_CNTL macro
H A Dgc_11_0_0_offset.h4318 #define regCPC_INT_CNTL macro