Home
last modified time | relevance | path

Searched refs:regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h1821 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_1_5_offset.h2001 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_5_1_offset.h2735 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_5_0_offset.h2756 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_1_4_offset.h2991 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_1_2_offset.h2242 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_2_1_offset.h1819 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_3_1_6_offset.h2462 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro
H A Ddcn_4_1_0_offset.h1825 #define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX macro