Home
last modified time | relevance | path

Searched refs:regCNVC_CFG2_PRE_CSC_B_C21_C22 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4043 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_1_5_offset.h4880 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_5_1_offset.h5290 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_5_0_offset.h5311 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_1_4_offset.h6030 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_1_2_offset.h5121 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_2_1_offset.h4042 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_3_1_6_offset.h5341 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro
H A Ddcn_4_1_0_offset.h4327 #define regCNVC_CFG2_PRE_CSC_B_C21_C22 … macro