Home
last modified time | relevance | path

Searched refs:regCM0_CM_GAMCOR_RAMA_END_CNTL1_G (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3453 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_1_5_offset.h3686 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_5_1_offset.h4656 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_5_0_offset.h4677 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_1_4_offset.h4836 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_1_2_offset.h3927 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_2_1_offset.h3452 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_3_1_6_offset.h4147 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro
H A Ddcn_4_1_0_offset.h3618 #define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G macro