Home
last modified time | relevance | path

Searched refs:regBIF_BX_PF0_RSMU_INDEX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dnbio_v7_7.c214 return SOC15_REG_OFFSET(NBIO, 0, regBIF_BX_PF0_RSMU_INDEX); in nbio_v7_7_get_pcie_port_index_offset()
H A Dnbio_v7_2.c346 return SOC15_REG_OFFSET(NBIO, 0, regBIF_BX_PF0_RSMU_INDEX); in nbio_v7_2_get_pcie_port_index_offset()
H A Dnbif_v6_3_1.c273 return SOC15_REG_OFFSET(NBIO, 0, regBIF_BX_PF0_RSMU_INDEX); in nbif_v6_3_1_get_pcie_index_offset()
H A Dnbio_v4_3.c316 return SOC15_REG_OFFSET(NBIO, 0, regBIF_BX_PF0_RSMU_INDEX); in nbio_v4_3_get_pcie_index_offset()
/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_9_0_offset.h342 #define regBIF_BX_PF0_RSMU_INDEX … macro
H A Dnbio_4_3_0_offset.h342 #define regBIF_BX_PF0_RSMU_INDEX … macro
H A Dnbio_7_7_0_offset.h3358 #define regBIF_BX_PF0_RSMU_INDEX … macro
H A Dnbio_7_2_0_offset.h4018 #define regBIF_BX_PF0_RSMU_INDEX … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_3_1_offset.h1131 #define regBIF_BX_PF0_RSMU_INDEX … macro