Home
last modified time | relevance | path

Searched refs:regBIF_BX0_BIF_MP1_INTR_CTRL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_9_0_offset.h459 #define regBIF_BX0_BIF_MP1_INTR_CTRL_BASE_IDX … macro
H A Dnbio_4_3_0_offset.h445 #define regBIF_BX0_BIF_MP1_INTR_CTRL_BASE_IDX … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_3_1_offset.h1520 #define regBIF_BX0_BIF_MP1_INTR_CTRL_BASE_IDX … macro