Home
last modified time | relevance | path

Searched refs:regBIFPLR4_0_LANE_10_MARGINING_LANE_CNTL_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h14019 #define regBIFPLR4_0_LANE_10_MARGINING_LANE_CNTL_BASE_IDX … macro
H A Dnbio_7_2_0_offset.h16485 #define regBIFPLR4_0_LANE_10_MARGINING_LANE_CNTL_BASE_IDX … macro