Home
last modified time | relevance | path

Searched refs:regBIFPLR3_0_PCIE_PORT_VC_CAP_REG1_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h13169 #define regBIFPLR3_0_PCIE_PORT_VC_CAP_REG1_BASE_IDX … macro
H A Dnbio_7_2_0_offset.h15639 #define regBIFPLR3_0_PCIE_PORT_VC_CAP_REG1_BASE_IDX … macro