Home
last modified time | relevance | path

Searched refs:regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_5_1_offset.h59 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h80 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h49 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h79 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h82 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h14693 #define regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX … macro