Home
last modified time | relevance | path

Searched refs:regAFMT5_AFMT_MEM_PWR_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h12244 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12813 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h13254 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h13275 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14603 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12950 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h12228 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13546 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro