Home
last modified time | relevance | path

Searched refs:regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h7350 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_1_5_offset.h7947 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_5_1_offset.h13713 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_5_0_offset.h13734 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_1_4_offset.h15061 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_1_2_offset.h8184 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_2_1_offset.h7349 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_3_1_6_offset.h8408 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro
H A Ddcn_4_1_0_offset.h8006 #define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX macro