Home
last modified time | relevance | path

Searched refs:regABM1_BL1_PWM_ABM_CNTL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h7107 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_1_5_offset.h7704 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_5_1_offset.h13470 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_5_0_offset.h13491 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_1_4_offset.h14818 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_1_2_offset.h7941 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_2_1_offset.h7106 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_3_1_6_offset.h8165 #define regABM1_BL1_PWM_ABM_CNTL macro
H A Ddcn_4_1_0_offset.h7847 #define regABM1_BL1_PWM_ABM_CNTL macro