Home
last modified time | relevance | path

Searched refs:regABM0_BL1_PWM_GRP2_REG_LOCK (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h6987 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_1_5_offset.h7584 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_5_1_offset.h13350 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_5_0_offset.h13371 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_1_4_offset.h14698 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_1_2_offset.h7821 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_2_1_offset.h6986 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_3_1_6_offset.h8045 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_4_1_0_offset.h7769 #define regABM0_BL1_PWM_GRP2_REG_LOCK … macro