Home
last modified time | relevance | path

Searched refs:rb_addr (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v3_0.c1390 uint64_t rb_addr; in vcn_v3_0_start_sriov() local
1497 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
1500 lower_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1503 upper_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1511 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
1514 lower_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1517 upper_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
H A Dgfx_v11_0.c3794 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v11_0_cp_gfx_resume() local
3834 rb_addr = ring->gpu_addr >> 8; in gfx_v11_0_cp_gfx_resume()
3835 WREG32_SOC15(GC, 0, regCP_RB0_BASE, rb_addr); in gfx_v11_0_cp_gfx_resume()
3836 WREG32_SOC15(GC, 0, regCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v11_0_cp_gfx_resume()
3871 rb_addr = ring->gpu_addr >> 8; in gfx_v11_0_cp_gfx_resume()
3872 WREG32_SOC15(GC, 0, regCP_RB1_BASE, rb_addr); in gfx_v11_0_cp_gfx_resume()
3873 WREG32_SOC15(GC, 0, regCP_RB1_BASE_HI, upper_32_bits(rb_addr)); in gfx_v11_0_cp_gfx_resume()
H A Dgfx_v12_0.c2753 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v12_0_cp_gfx_resume() local
2793 rb_addr = ring->gpu_addr >> 8; in gfx_v12_0_cp_gfx_resume()
2794 WREG32_SOC15(GC, 0, regCP_RB0_BASE, rb_addr); in gfx_v12_0_cp_gfx_resume()
2795 WREG32_SOC15(GC, 0, regCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v12_0_cp_gfx_resume()
H A Dgfx_v10_0.c6515 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v10_0_cp_gfx_resume() local
6557 rb_addr = ring->gpu_addr >> 8; in gfx_v10_0_cp_gfx_resume()
6558 WREG32_SOC15(GC, 0, mmCP_RB0_BASE, rb_addr); in gfx_v10_0_cp_gfx_resume()
6559 WREG32_SOC15(GC, 0, mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v10_0_cp_gfx_resume()
6594 rb_addr = ring->gpu_addr >> 8; in gfx_v10_0_cp_gfx_resume()
6595 WREG32_SOC15(GC, 0, mmCP_RB1_BASE, rb_addr); in gfx_v10_0_cp_gfx_resume()
6596 WREG32_SOC15(GC, 0, mmCP_RB1_BASE_HI, upper_32_bits(rb_addr)); in gfx_v10_0_cp_gfx_resume()
H A Dgfx_v8_0.c4245 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v8_0_cp_gfx_resume() local
4281 rb_addr = ring->gpu_addr >> 8; in gfx_v8_0_cp_gfx_resume()
4282 WREG32(mmCP_RB0_BASE, rb_addr); in gfx_v8_0_cp_gfx_resume()
4283 WREG32(mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v8_0_cp_gfx_resume()
H A Dgfx_v9_0.c3398 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v9_0_cp_gfx_resume() local
3433 rb_addr = ring->gpu_addr >> 8; in gfx_v9_0_cp_gfx_resume()
3434 WREG32_SOC15(GC, 0, mmCP_RB0_BASE, rb_addr); in gfx_v9_0_cp_gfx_resume()
3435 WREG32_SOC15(GC, 0, mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v9_0_cp_gfx_resume()