Home
last modified time | relevance | path

Searched refs:range_bpg_offset (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c338 RANGE_BPG_OFFSET0, reg_vals->pps.rc_range_params[0].range_bpg_offset); in dsc_write_to_registers()
343 RANGE_BPG_OFFSET1, reg_vals->pps.rc_range_params[1].range_bpg_offset, in dsc_write_to_registers()
346 RANGE_BPG_OFFSET2, reg_vals->pps.rc_range_params[2].range_bpg_offset); in dsc_write_to_registers()
351 RANGE_BPG_OFFSET3, reg_vals->pps.rc_range_params[3].range_bpg_offset, in dsc_write_to_registers()
354 RANGE_BPG_OFFSET4, reg_vals->pps.rc_range_params[4].range_bpg_offset); in dsc_write_to_registers()
359 RANGE_BPG_OFFSET5, reg_vals->pps.rc_range_params[5].range_bpg_offset, in dsc_write_to_registers()
362 RANGE_BPG_OFFSET6, reg_vals->pps.rc_range_params[6].range_bpg_offset); in dsc_write_to_registers()
367 RANGE_BPG_OFFSET7, reg_vals->pps.rc_range_params[7].range_bpg_offset, in dsc_write_to_registers()
370 RANGE_BPG_OFFSET8, reg_vals->pps.rc_range_params[8].range_bpg_offset); in dsc_write_to_registers()
375 RANGE_BPG_OFFSET9, reg_vals->pps.rc_range_params[9].range_bpg_offset, in dsc_write_to_registers()
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c340 DC_LOG_DSC("\trc_range_parameters[%d].range_bpg_offset %d", i, pps->rc_range_params[i].range_bpg_offset); in dsc_log_pps()
719 RANGE_BPG_OFFSET0, reg_vals->pps.rc_range_params[0].range_bpg_offset); in dsc_write_to_registers()
724 RANGE_BPG_OFFSET1, reg_vals->pps.rc_range_params[1].range_bpg_offset, in dsc_write_to_registers()
727 RANGE_BPG_OFFSET2, reg_vals->pps.rc_range_params[2].range_bpg_offset); in dsc_write_to_registers()
732 RANGE_BPG_OFFSET3, reg_vals->pps.rc_range_params[3].range_bpg_offset, in dsc_write_to_registers()
735 RANGE_BPG_OFFSET4, reg_vals->pps.rc_range_params[4].range_bpg_offset); in dsc_write_to_registers()
740 RANGE_BPG_OFFSET5, reg_vals->pps.rc_range_params[5].range_bpg_offset, in dsc_write_to_registers()
743 RANGE_BPG_OFFSET6, reg_vals->pps.rc_range_params[6].range_bpg_offset); in dsc_write_to_registers()
748 RANGE_BPG_OFFSET7, reg_vals->pps.rc_range_params[7].range_bpg_offset, in dsc_write_to_registers()
[all...]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_vdsc.c219 u8 range_bpg_offset; in calculate_rc_params() local
223 /* Calculate range_bpg_offset */ in calculate_rc_params()
225 range_bpg_offset = ofs_und4[buf_i]; in calculate_rc_params()
227 range_bpg_offset = get_range_bpg_offset(8, ofs_und4[buf_i], in calculate_rc_params()
230 range_bpg_offset = get_range_bpg_offset(10, ofs_und5[buf_i], in calculate_rc_params()
233 range_bpg_offset = get_range_bpg_offset(12, ofs_und6[buf_i], in calculate_rc_params()
236 range_bpg_offset = ofs_und8[buf_i]; in calculate_rc_params()
238 vdsc_cfg->rc_range_params[buf_i].range_bpg_offset = in calculate_rc_params()
239 range_bpg_offset & DSC_RANGE_BPG_OFFSET_MASK; in calculate_rc_params()
267 u8 range_bpg_offset; in calculate_rc_params() local
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddscc_types.h38 int range_bpg_offset; member
H A Drc_calc_dpi.c87 dsc_cfg->rc_range_params[i].range_bpg_offset = 0x3f & rc->ofs[i]; in copy_rc_to_cfg()
/linux/include/drm/display/
H A Ddrm_dsc.h63 u8 range_bpg_offset; member