Home
last modified time | relevance | path

Searched refs:ramht (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/nouveau/nvkm/core/
H A Dramht.c27 nvkm_ramht_hash(struct nvkm_ramht *ramht, int chid, u32 handle) in nvkm_ramht_hash() argument
32 hash ^= (handle & ((1 << ramht->bits) - 1)); in nvkm_ramht_hash()
33 handle >>= ramht->bits; in nvkm_ramht_hash()
36 hash ^= chid << (ramht->bits - 4); in nvkm_ramht_hash()
41 nvkm_ramht_search(struct nvkm_ramht *ramht, int chid, u32 handle) in nvkm_ramht_search() argument
45 co = ho = nvkm_ramht_hash(ramht, chid, handle); in nvkm_ramht_search()
47 if (ramht->data[co].chid == chid) { in nvkm_ramht_search()
48 if (ramht->data[co].handle == handle) in nvkm_ramht_search()
49 return ramht->data[co].inst; in nvkm_ramht_search()
52 if (++co >= ramht->size) in nvkm_ramht_search()
[all …]
H A DKbuild15 nvkm-y += nvkm/core/ramht.o
/linux/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv17.c97 struct nvkm_ramht *ramht = imem->ramht; in nv17_fifo_init() local
105 ((ramht->bits - 9) << 16) | in nv17_fifo_init()
106 (ramht->gpuobj->addr >> 8)); in nv17_fifo_init()
H A Dg84.c65 ret = nvkm_ramht_new(device, 0x8000, 16, chan->inst, &chan->ramht); in g84_chan_ramfc_write()
78 nvkm_wo32(chan->ramfc, 0x80, ((chan->ramht->bits - 9) << 27) | in g84_chan_ramfc_write()
80 (chan->ramht->gpuobj->node->offset >> 4)); in g84_chan_ramfc_write()
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/instmem/
H A Dnv04.c221 ret = nvkm_ramht_new(device, 0x08000, 0, NULL, &imem->base.ramht); in nv04_instmem_oneinit()
246 nvkm_ramht_del(&imem->base.ramht); in nv04_instmem_dtor()
/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dbase.c178 nvkm_ramht_del(&disp->ramht); in nvkm_disp_dtor()
H A Dnv50.c628 return nvkm_ramht_insert(chan->disp->ramht, object, chan->chid.user, -10, handle, in nv50_disp_dmac_bind()
1642 &disp->ramht); in nv50_disp_oneinit()
H A Dgf119.c570 return nvkm_ramht_insert(chan->disp->ramht, object, chan->chid.user, -9, handle, in gf119_disp_dmac_bind()