Home
last modified time | relevance | path

Searched refs:qcom_scm_io_readl (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/iommu/arm/arm-smmu/
H A Darm-smmu-qcom-debug.c80 ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_TBU_PWR_STATUS], in qcom_smmu_tlb_sync_debug()
86 ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_STATS_SYNC_INV_TBU_ACK], in qcom_smmu_tlb_sync_debug()
92 ret = qcom_scm_io_readl(smmu->ioaddr + cfg->reg_offset[QCOM_SMMU_MMU2QSS_AND_SAFE_WAIT_CNTR], in qcom_smmu_tlb_sync_debug()
/linux/drivers/nvmem/
H A Dsec-qfprom.c33 if (qcom_scm_io_readl(priv->base + (reg & ~3), &read_val)) { in sec_qfprom_reg_read()
/linux/drivers/firmware/qcom/
H A Dqcom_scm.c530 ret = qcom_scm_io_readl(addr, &old); in qcom_scm_io_rmw()
839 int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val) in qcom_scm_io_readl() function
858 EXPORT_SYMBOL_GPL(qcom_scm_io_readl);
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-msm.c1089 qcom_scm_io_readl(addr, &val); in msm_gpio_irq_set_type()