Home
last modified time | relevance | path

Searched refs:pwr_state (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/pmdomain/marvell/
H A Dpxa1908-power-controller.c47 u32 pwr_state; member
70 return regmap_test_bits(ctrl->base, APMU_PWR_STATUS_REG, pd->data.pwr_state); in pxa1908_pd_is_on()
85 regmap_set_bits(ctrl->base, APMU_PWR_CTRL_REG, data->pwr_state); in pxa1908_pd_power_on()
88 status & data->pwr_state, POWER_POLL_SLEEP_US, in pxa1908_pd_power_on()
104 regmap_clear_bits(ctrl->base, APMU_PWR_CTRL_REG, data->pwr_state); in pxa1908_pd_power_off()
107 !(status & data->pwr_state), POWER_POLL_SLEEP_US, in pxa1908_pd_power_off()
154 .pwr_state = BIT(state), \
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.c169 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) { in dcn31_update_clocks()
179 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER; in dcn31_update_clocks()
195 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_MISSION_MODE) { in dcn31_update_clocks()
199 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_MISSION_MODE; in dcn31_update_clocks()
307 clk_mgr->clks.pwr_state = DCN_PWR_STATE_UNKNOWN; in dcn31_init_clocks()
647 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) { in dcn31_set_low_power_state()
658 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER; in dcn31_set_low_power_state()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_clk_mgr.c197 clk_mgr->clks.pwr_state = DCN_PWR_STATE_UNKNOWN; in dcn314_init_clocks()
241 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) { in dcn314_update_clocks()
250 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER; in dcn314_update_clocks()
266 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_MISSION_MODE) { in dcn314_update_clocks()
271 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_MISSION_MODE; in dcn314_update_clocks()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.c433 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) { in dcn35_update_clocks()
436 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER; in dcn35_update_clocks()
461 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_MISSION_MODE) { in dcn35_update_clocks()
466 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_MISSION_MODE; in dcn35_update_clocks()
747 clk_mgr->clks.pwr_state = DCN_PWR_STATE_UNKNOWN; in init_clk_states()
1219 if (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) { in dcn35_set_low_power_state()
1223 clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER; in dcn35_set_low_power_state()
/linux/drivers/usb/storage/
H A Drealtek_cr.c105 int pwr_state; member
824 (chip->pwr_state == US_SUSPEND)) { in rts51x_invoke_transport()
884 chip->pwr_state = US_RESUME; in realtek_cr_autosuspend_setup()
/linux/drivers/gpu/drm/amd/pm/
H A Damdgpu_dpm.c80 enum ip_power_state pwr_state = gate ? POWER_STATE_OFF : POWER_STATE_ON; in amdgpu_dpm_set_powergating_by_smu()
85 if (atomic_read(&adev->pm.pwr_state[block_type]) == pwr_state && in amdgpu_dpm_set_powergating_by_smu()
116 atomic_set(&adev->pm.pwr_state[block_type], pwr_state); in amdgpu_dpm_set_powergating_by_smu()
/linux/sound/soc/codecs/
H A Dhdac_hdmi.c741 hda_nid_t nid, unsigned int pwr_state) in hdac_hdmi_set_power_state()
747 if (!snd_hdac_check_power_state(hdev, nid, pwr_state)) { in hdac_hdmi_set_power_state()
751 pwr_state); in hdac_hdmi_set_power_state()
753 nid, pwr_state); in hdac_hdmi_set_power_state()
739 hdac_hdmi_set_power_state(struct hdac_device * hdev,hda_nid_t nid,unsigned int pwr_state) hdac_hdmi_set_power_state() argument
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_device.c3915 atomic_set(&adev->pm.pwr_state[i], POWER_STATE_UNKNOWN); in amdgpu_device_init()