Home
last modified time | relevance | path

Searched refs:priv_reg_irq (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.h409 struct amdgpu_irq_src priv_reg_irq; member
H A Dgfx_v7_0.c4165 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v7_0_late_init()
4380 &adev->gfx.priv_reg_irq); in gfx_v7_0_sw_init()
4499 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v7_0_hw_fini()
5113 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v7_0_set_irq_funcs()
5114 adev->gfx.priv_reg_irq.funcs = &gfx_v7_0_priv_reg_irq_funcs; in gfx_v7_0_set_irq_funcs()
H A Dgfx_v9_4_3.c1113 &adev->gfx.priv_reg_irq); in gfx_v9_4_3_sw_init()
2396 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_4_3_hw_fini()
2556 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_4_3_late_init()
4852 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v9_4_3_set_irq_funcs()
4853 adev->gfx.priv_reg_irq.funcs = &gfx_v9_4_3_priv_reg_irq_funcs; in gfx_v9_4_3_set_irq_funcs()
H A Dgfx_v12_0.c1391 &adev->gfx.priv_reg_irq); in gfx_v12_0_sw_init()
3651 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v12_0_hw_fini()
3765 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v12_0_late_init()
5458 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v12_0_set_irq_funcs()
5459 adev->gfx.priv_reg_irq.funcs = &gfx_v12_0_priv_reg_irq_funcs; in gfx_v12_0_set_irq_funcs()
H A Dgfx_v6_0.c3056 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 184, &adev->gfx.priv_reg_irq); in gfx_v6_0_sw_init()
3537 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v6_0_set_irq_funcs()
3538 adev->gfx.priv_reg_irq.funcs = &gfx_v6_0_priv_reg_irq_funcs; in gfx_v6_0_set_irq_funcs()
H A Dgfx_v8_0.c1947 &adev->gfx.priv_reg_irq); in gfx_v8_0_sw_init()
4907 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v8_0_hw_fini()
5301 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v8_0_late_init()
7119 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v8_0_set_irq_funcs()
7120 adev->gfx.priv_reg_irq.funcs = &gfx_v8_0_priv_reg_irq_funcs; in gfx_v8_0_set_irq_funcs()
H A Dgfx_v11_0.c1633 &adev->gfx.priv_reg_irq); in gfx_v11_0_sw_init()
4737 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v11_0_hw_fini()
5092 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v11_0_late_init()
7020 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v11_0_set_irq_funcs()
7021 adev->gfx.priv_reg_irq.funcs = &gfx_v11_0_priv_reg_irq_funcs; in gfx_v11_0_set_irq_funcs()
H A Dgfx_v9_0.c2270 &adev->gfx.priv_reg_irq); in gfx_v9_0_sw_init()
4057 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_0_hw_fini()
4862 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_0_late_init()
7728 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v9_0_set_irq_funcs()
7729 adev->gfx.priv_reg_irq.funcs = &gfx_v9_0_priv_reg_irq_funcs; in gfx_v9_0_set_irq_funcs()
H A Dgfx_v10_0.c4787 &adev->gfx.priv_reg_irq); in gfx_v10_0_sw_init()
7470 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v10_0_hw_fini()
7775 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v10_0_late_init()
9946 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v10_0_set_irq_funcs()
9947 adev->gfx.priv_reg_irq.funcs = &gfx_v10_0_priv_reg_irq_funcs; in gfx_v10_0_set_irq_funcs()