Home
last modified time | relevance | path

Searched refs:post_div_mask (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/clk/qcom/
H A Dclk-pll.h70 u32 post_div_mask; member
H A Dclk-cpu-8996.c121 .post_div_mask = 0x3 << 8,
223 .post_div_mask = 0x3 << 8,
H A Dclk-cbf-8996.c51 .post_div_mask = 0x3 << 8,
H A Dlcc-ipq806x.c53 .post_div_mask = BIT(21) | BIT(20),
H A Dclk-pll.c237 mask |= config->post_div_mask; in clk_pll_configure()
H A Dcamcc-sm7150.c51 .post_div_mask = 0xff << 8,
103 .post_div_mask = 0xf << 8,
211 .post_div_mask = 0xf << 8,
H A Dgcc-sm6115.c368 .post_div_mask = GENMASK(11, 8),
420 .post_div_mask = GENMASK(9, 8),
H A Dgcc-msm8939.c217 .post_div_mask = BIT(9) | BIT(8),
264 .post_div_mask = BIT(9) | BIT(8),
H A Dgcc-ipq6018.c4207 .post_div_mask = GENMASK(9, 8),
4221 .post_div_mask = GENMASK(11, 8),
H A Dgcc-qcs404.c137 .post_div_mask = 0xf << 8,
H A Dnsscc-ipq9574.c72 .post_div_mask = GENMASK(9, 8),
H A Dgcc-msm8976.c166 .post_div_mask = 0x3 << 8,