Home
last modified time | relevance | path

Searched refs:port_mmio (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/ata/
H A Dlibahci.c296 void __iomem *port_mmio = ahci_port_base(ap); in ahci_show_port_cmd() local
300 ret = sprintf(buf, "%x\n", readl(port_mmio + PORT_CMD)); in ahci_show_port_cmd()
450 void __iomem *port_mmio; in ahci_save_initial_config() local
590 port_mmio = __ahci_port_base(hpriv, i); in ahci_save_initial_config()
592 readl(port_mmio + PORT_CMD) & PORT_CMD_CAP; in ahci_save_initial_config()
626 void __iomem *port_mmio; in ahci_restore_initial_config() local
636 port_mmio = __ahci_port_base(hpriv, i); in ahci_restore_initial_config()
637 writel(hpriv->saved_port_cap[i], port_mmio + PORT_CMD); in ahci_restore_initial_config()
660 void __iomem *port_mmio = ahci_port_base(link->ap); in ahci_scr_read() local
664 *val = readl(port_mmio + offset); in ahci_scr_read()
[all …]
H A Dsata_mv.c637 static int mv_stop_edma_engine(void __iomem *port_mmio);
917 void __iomem *port_mmio = mv_ap_base(ap); in mv_save_cached_regs() local
920 pp->cached.fiscfg = readl(port_mmio + FISCFG); in mv_save_cached_regs()
921 pp->cached.ltmode = readl(port_mmio + LTMODE); in mv_save_cached_regs()
922 pp->cached.haltcond = readl(port_mmio + EDMA_HALTCOND); in mv_save_cached_regs()
923 pp->cached.unknown_rsvd = readl(port_mmio + EDMA_UNKNOWN_RSVD); in mv_save_cached_regs()
961 static void mv_set_edma_ptrs(void __iomem *port_mmio, in mv_set_edma_ptrs() argument
974 writel((pp->crqb_dma >> 16) >> 16, port_mmio + EDMA_REQ_Q_BASE_HI); in mv_set_edma_ptrs()
976 port_mmio + EDMA_REQ_Q_IN_PTR); in mv_set_edma_ptrs()
977 writelfl(index, port_mmio + EDMA_REQ_Q_OUT_PTR); in mv_set_edma_ptrs()
[all …]
H A Dahci_qoriq.c92 void __iomem *port_mmio = ahci_port_base(link->ap); in ahci_qoriq_hardreset() local
118 px_cmd = readl(port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
119 px_is = readl(port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
132 px_val = readl(port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
134 writel(px_cmd, port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
136 px_val = readl(port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
138 writel(px_is, port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
H A Dpata_pdc2027x.c174 static inline void __iomem *port_mmio(struct ata_port *ap, unsigned int offset) in port_mmio() function
188 return port_mmio(ap, offset) + adj; in dev_mmio()
206 cgcr = ioread32(port_mmio(ap, PDC_GLOBAL_CTL)); in pdc2027x_cable_detect()
224 return ioread8(port_mmio(ap, PDC_ATA_CTL)) & 0x02; in pdc2027x_port_enabled()
H A Dahci.c842 void __iomem *port_mmio; in ahci_pci_init_controller() local
851 port_mmio = __ahci_port_base(hpriv, mv); in ahci_pci_init_controller()
853 writel(0, port_mmio + PORT_IRQ_MASK); in ahci_pci_init_controller()
856 tmp = readl(port_mmio + PORT_IRQ_STAT); in ahci_pci_init_controller()
859 writel(tmp, port_mmio + PORT_IRQ_STAT); in ahci_pci_init_controller()
1785 void __iomem *port_mmio = ahci_port_base(ap); in ahci_mark_external_port() local
1792 tmp = readl(port_mmio + PORT_CMD); in ahci_mark_external_port()