Home
last modified time | relevance | path

Searched refs:port_cap (Results 1 – 9 of 9) sorted by relevance

/linux/include/drm/display/
H A Ddrm_dp_helper.h718 const u8 port_cap[4], u8 type);
720 const u8 port_cap[4],
723 const u8 port_cap[4]);
725 const u8 port_cap[4],
728 const u8 port_cap[4],
731 const u8 port_cap[4],
734 const u8 port_cap[4]);
736 const u8 port_cap[4]);
739 const u8 port_cap[4]);
743 const u8 port_cap[4],
[all …]
/linux/drivers/gpu/drm/display/
H A Ddrm_dp_helper.c1075 const u8 port_cap[4], u8 type) in drm_dp_downstream_is_type()
1079 (port_cap[0] & DP_DS_PORT_TYPE_MASK) == type; in drm_dp_downstream_is_type()
1092 const u8 port_cap[4], in drm_dp_downstream_is_tmds()
1104 switch (port_cap[0] & DP_DS_PORT_TYPE_MASK) { in drm_dp_downstream_is_tmds()
1317 const u8 port_cap[4]) in drm_dp_downstream_max_dotclock()
1325 switch (port_cap[0] & DP_DS_PORT_TYPE_MASK) { in drm_dp_downstream_max_dotclock()
1329 return port_cap[1] * 8000; in drm_dp_downstream_max_dotclock()
1346 const u8 port_cap[4], in drm_dp_downstream_max_tmds_clock()
1361 switch (port_cap[0] & DP_DS_PORT_TYPE_MASK) { in drm_dp_downstream_max_tmds_clock()
1389 return port_cap[1] * 2500; in drm_dp_downstream_max_tmds_clock()
[all …]
/linux/drivers/net/ethernet/mellanox/mlx4/
H A Dfw.c1109 err = mlx4_QUERY_PORT(dev, i, dev_cap->port_cap + i); in mlx4_QUERY_DEV_CAP()
1160 dev_cap->local_ca_ack_delay, 128 << dev_cap->port_cap[1].ib_mtu, in mlx4_dev_cap_dump()
1161 dev_cap->port_cap[1].max_port_width); in mlx4_dev_cap_dump()
1186 int mlx4_QUERY_PORT(struct mlx4_dev *dev, int port, struct mlx4_port_cap *port_cap) in mlx4_QUERY_PORT() argument
1208 port_cap->max_vl = field >> 4; in mlx4_QUERY_PORT()
1210 port_cap->ib_mtu = field >> 4; in mlx4_QUERY_PORT()
1211 port_cap->max_port_width = field & 0xf; in mlx4_QUERY_PORT()
1213 port_cap->max_gids = 1 << (field & 0xf); in mlx4_QUERY_PORT()
1215 port_cap->max_pkeys = 1 << (field & 0xf); in mlx4_QUERY_PORT()
1235 port_cap->link_state = (field & 0x80) >> 7; in mlx4_QUERY_PORT()
[all …]
H A Dfw.h132 struct mlx4_port_cap port_cap[MLX4_MAX_PORTS + 1]; member
232 int mlx4_QUERY_PORT(struct mlx4_dev *dev, int port, struct mlx4_port_cap *port_cap);
H A Deq.c157 struct mlx4_port_cap port_cap; in mlx4_gen_slave_eqe() local
159 if (!mlx4_QUERY_PORT(dev, 1, &port_cap) && port_cap.link_state) in mlx4_gen_slave_eqe()
162 if (!mlx4_QUERY_PORT(dev, 2, &port_cap) && port_cap.link_state) in mlx4_gen_slave_eqe()
/linux/drivers/net/ethernet/huawei/hinic/
H A Dhinic_ethtool.c264 struct hinic_port_cap port_cap; in hinic_get_link_ksettings() local
274 err = hinic_port_get_cap(nic_dev, &port_cap); in hinic_get_link_ksettings()
278 hinic_link_port_type(&settings, port_cap.port_type); in hinic_get_link_ksettings()
286 set_link_speed(link_ksettings, port_cap.speed); in hinic_get_link_ksettings()
288 (port_cap.duplex == HINIC_DUPLEX_FULL) ? in hinic_get_link_ksettings()
292 if (!!(port_cap.autoneg_cap & HINIC_AUTONEG_SUPPORTED)) in hinic_get_link_ksettings()
296 if (port_cap.autoneg_state == HINIC_AUTONEG_ACTIVE) in hinic_get_link_ksettings()
394 struct hinic_port_cap port_cap = { 0 }; in get_link_settings_type() local
397 err = hinic_port_get_cap(nic_dev, &port_cap); in get_link_settings_type()
402 if (port_cap.autoneg_cap) in get_link_settings_type()
[all …]
H A Dhinic_port.c334 struct hinic_port_cap *port_cap) in hinic_port_get_cap() argument
339 u16 out_size = sizeof(*port_cap); in hinic_port_get_cap()
342 port_cap->func_idx = HINIC_HWIF_FUNC_IDX(hwif); in hinic_port_get_cap()
345 port_cap, sizeof(*port_cap), in hinic_port_get_cap()
346 port_cap, &out_size); in hinic_port_get_cap()
347 if (err || out_size != sizeof(*port_cap) || port_cap->status) { in hinic_port_get_cap()
350 err, port_cap->status, out_size); in hinic_port_get_cap()
H A Dhinic_sriov.c864 struct hinic_port_cap port_cap = { 0 }; in hinic_ndo_set_vf_bw() local
887 err = hinic_port_get_cap(nic_dev, &port_cap); in hinic_ndo_set_vf_bw()
888 if (err || port_cap.speed > LINK_SPEED_100GB) in hinic_ndo_set_vf_bw()
892 if (max_tx_rate < 0 || max_tx_rate > speeds[port_cap.speed]) { in hinic_ndo_set_vf_bw()
894 speeds[port_cap.speed]); in hinic_ndo_set_vf_bw()
H A Dhinic_port.h793 struct hinic_port_cap *port_cap);