Home
last modified time | relevance | path

Searched refs:port_base (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/net/ethernet/silan/
H A Dsc92031.c266 void __iomem *port_base; member
309 static inline void _sc92031_dummy_read(void __iomem *port_base) in _sc92031_dummy_read() argument
311 ioread32(port_base + MAC0); in _sc92031_dummy_read()
314 static u32 _sc92031_mii_wait(void __iomem *port_base) in _sc92031_mii_wait() argument
320 mii_status = ioread32(port_base + Miistatus); in _sc92031_mii_wait()
326 static u32 _sc92031_mii_cmd(void __iomem *port_base, u32 cmd0, u32 cmd1) in _sc92031_mii_cmd() argument
328 iowrite32(Mii_Divider, port_base + Miicmd0); in _sc92031_mii_cmd()
330 _sc92031_mii_wait(port_base); in _sc92031_mii_cmd()
332 iowrite32(cmd1, port_base + Miicmd1); in _sc92031_mii_cmd()
333 iowrite32(Mii_Divider | cmd0, port_base + Miicmd0); in _sc92031_mii_cmd()
[all …]
/linux/drivers/scsi/pcmcia/
H A Dsym53c500_cs.c356 int port_base = dev->io_port; in SYM53C500_intr() local
367 REG1(port_base); in SYM53C500_intr()
368 pio_status = inb(port_base + PIO_STATUS); in SYM53C500_intr()
369 REG0(port_base); in SYM53C500_intr()
370 status = inb(port_base + STAT_REG); in SYM53C500_intr()
371 DEB(seq_reg = inb(port_base + SEQ_REG)); in SYM53C500_intr()
372 int_reg = inb(port_base + INT_REG); in SYM53C500_intr()
373 DEB(fifo_size = inb(port_base + FIFO_FLAGS) & 0x1f); in SYM53C500_intr()
424 outb(FLUSH_FIFO, port_base + CMD_REG); in SYM53C500_intr()
425 LOAD_DMA_COUNT(port_base, scsi_bufflen(curSC)); /* Max transfer size */ in SYM53C500_intr()
[all …]
/linux/drivers/ata/
H A Dsata_inic162x.c271 static void inic_reset_port(void __iomem *port_base) in inic_reset_port() argument
273 void __iomem *idma_ctl = port_base + PORT_IDMA_CTL; in inic_reset_port()
288 writeb(0xff, port_base + PORT_IRQ_STAT); in inic_reset_port()
319 void __iomem *port_base = inic_port_base(ap); in inic_stop_idma() local
321 readb(port_base + PORT_RPQ_FIFO); in inic_stop_idma()
322 readb(port_base + PORT_RPQ_CNT); in inic_stop_idma()
323 writew(0, port_base + PORT_IDMA_CTL); in inic_stop_idma()
384 void __iomem *port_base = inic_port_base(ap); in inic_host_intr() local
390 irq_stat = readb(port_base + PORT_IRQ_STAT); in inic_host_intr()
391 writeb(irq_stat, port_base + PORT_IRQ_STAT); in inic_host_intr()
[all …]
H A Dpdc_adma.c585 void __iomem *port_base = ADMA_ATA_REGS(mmio_base, port_no); in adma_ata_init_one() local
586 unsigned int offset = port_base - mmio_base; in adma_ata_init_one()
588 adma_ata_setup_port(&ap->ioaddr, port_base); in adma_ata_init_one()
H A Dsata_mv.c1258 void __iomem *port_base; in mv_dump_all_regs() local
1282 port_base = mv_port_base(mmio_base, p); in mv_dump_all_regs()
1284 mv_dump_mem(&pdev->dev, port_base, 0x54); in mv_dump_all_regs()
1286 mv_dump_mem(&pdev->dev, port_base+0x300, 0x60); in mv_dump_all_regs()
/linux/drivers/net/ethernet/ti/
H A Dam65-cpsw-qos.c47 writel(0, port->port_base + AM65_CPSW_PN_REG_PRI_CIR(prio)); in am65_cpsw_tx_pn_shaper_reset()
48 writel(0, port->port_base + AM65_CPSW_PN_REG_PRI_EIR(prio)); in am65_cpsw_tx_pn_shaper_reset()
87 port->port_base + AM65_CPSW_PN_REG_PRI_CIR(prio)); in am65_cpsw_tx_pn_shaper_apply()
99 port->port_base + AM65_CPSW_PN_REG_PRI_EIR(prio)); in am65_cpsw_tx_pn_shaper_apply()
198 writel(0, port->port_base + AM65_CPSW_PN_REG_TX_PRI_MAP); in am65_cpsw_reset_tc_mqprio()
260 writel(tx_prio_map, port->port_base + AM65_CPSW_PN_REG_TX_PRI_MAP); in am65_cpsw_setup_mqprio()
310 writel(val, port->port_base + AM65_CPSW_PN_REG_IET_VERIFY); in am65_cpsw_iet_set_verify_timeout_count()
325 ctrl = readl(port->port_base + AM65_CPSW_PN_REG_IET_CTRL); in am65_cpsw_iet_verify_wait()
327 writel(ctrl, port->port_base + AM65_CPSW_PN_REG_IET_CTRL); in am65_cpsw_iet_verify_wait()
330 ctrl = readl(port->port_base + AM65_CPSW_PN_REG_IET_CTRL); in am65_cpsw_iet_verify_wait()
[all …]
H A Dam65-cpsw-nuss.c183 writel(mac_hi, slave->port_base + AM65_CPSW_PORTN_REG_SA_H); in am65_cpsw_port_set_sl_mac()
184 writel(mac_lo, slave->port_base + AM65_CPSW_PORTN_REG_SA_L); in am65_cpsw_port_set_sl_mac()
208 val = readl(slave->port_base + AM65_CPSW_PORTN_REG_DSCP_MAP + reg_ofs); in am65_cpsw_port_set_dscp_map()
211 writel(val, slave->port_base + AM65_CPSW_PORTN_REG_DSCP_MAP + reg_ofs); in am65_cpsw_port_set_dscp_map()
274 val = readl(slave->port_base + AM65_CPSW_PORTN_REG_CTL); in am65_cpsw_port_enable_dscp_map()
277 writel(val, slave->port_base + AM65_CPSW_PORTN_REG_CTL); in am65_cpsw_port_enable_dscp_map()
285 port->port_base + AM65_CPSW_PORT_REG_RX_MAXLEN); in am65_cpsw_sl_ctl_reset()
480 val = readl(host_p->port_base + AM65_CPSW_PORT_REG_PRI_CTL); in am65_cpsw_nuss_set_p0_ptype()
494 writel(pri_map, host_p->port_base + AM65_CPSW_PORT_REG_RX_PRI_MAP); in am65_cpsw_nuss_set_p0_ptype()
495 writel(val, host_p->port_base + AM65_CPSW_PORT_REG_PRI_CTL); in am65_cpsw_nuss_set_p0_ptype()
[all …]
H A Dam65-cpsw-nuss.h48 void __iomem *port_base; member
72 void __iomem *port_base; member
H A Dam65-cpsw-switchdev.c124 pvid = readl(port->port_base + AM65_CPSW_PORT_VLAN_REG_OFFSET); in am65_cpsw_get_pvid()
126 pvid = readl(host_p->port_base + AM65_CPSW_PORT_VLAN_REG_OFFSET); in am65_cpsw_get_pvid()
144 writel(pvid, port->port_base + AM65_CPSW_PORT_VLAN_REG_OFFSET); in am65_cpsw_set_pvid()
146 writel(pvid, host_p->port_base + AM65_CPSW_PORT_VLAN_REG_OFFSET); in am65_cpsw_set_pvid()
/linux/drivers/phy/mediatek/
H A Dphy-mtk-xsphy.c95 void __iomem *port_base; member
124 void __iomem *pbase = inst->port_base; in u2_phy_slew_rate_calibrate()
182 void __iomem *pbase = inst->port_base; in u2_phy_instance_init()
193 void __iomem *pbase = inst->port_base; in u2_phy_instance_power_on()
208 void __iomem *pbase = inst->port_base; in u2_phy_instance_power_off()
226 tmp = readl(inst->port_base + XSP_U2PHYDTM1); in u2_phy_instance_set_mode()
241 writel(tmp, inst->port_base + XSP_U2PHYDTM1); in u2_phy_instance_set_mode()
287 void __iomem *pbase = inst->port_base; in u2_phy_props_set()
309 void __iomem *pbase = inst->port_base; in u3_phy_props_set()
576 inst->port_base = devm_ioremap_resource(&phy->dev, &res); in mtk_xsphy_probe()
[all …]
H A Dphy-mtk-tphy.c314 void __iomem *port_base; member
1081 u2_banks->com = instance->port_base + SSUSB_SIFSLV_V1_U2PHY_COM; in phy_v1_banks_init()
1087 u3_banks->phyd = instance->port_base + SSUSB_SIFSLV_V1_U3PHYD; in phy_v1_banks_init()
1088 u3_banks->phya = instance->port_base + SSUSB_SIFSLV_V1_U3PHYA; in phy_v1_banks_init()
1091 u3_banks->phyd = instance->port_base + SSUSB_SIFSLV_V1_U3PHYD; in phy_v1_banks_init()
1107 u2_banks->misc = instance->port_base + SSUSB_SIFSLV_V2_MISC; in phy_v2_banks_init()
1108 u2_banks->fmreg = instance->port_base + SSUSB_SIFSLV_V2_U2FREQ; in phy_v2_banks_init()
1109 u2_banks->com = instance->port_base + SSUSB_SIFSLV_V2_U2PHY_COM; in phy_v2_banks_init()
1113 u3_banks->spllc = instance->port_base + SSUSB_SIFSLV_V2_SPLLC; in phy_v2_banks_init()
1114 u3_banks->chip = instance->port_base + SSUSB_SIFSLV_V2_CHIP; in phy_v2_banks_init()
[all …]
/linux/drivers/media/pci/intel/ipu6/
H A Dipu6-isys-jsl-phy.c176 u32 port_base; in ipu6_isys_csi2_set_timing() local
179 port_base = (port % 2) ? CSI2_SIP_TOP_CSI_RX_PORT_BASE_1(port) : in ipu6_isys_csi2_set_timing()
184 reg = isys->pdata->base + port_base; in ipu6_isys_csi2_set_timing()
189 reg = isys->pdata->base + port_base; in ipu6_isys_csi2_set_timing()
194 reg = isys->pdata->base + port_base; in ipu6_isys_csi2_set_timing()
198 reg = isys->pdata->base + port_base; in ipu6_isys_csi2_set_timing()
/linux/drivers/phy/ralink/
H A Dphy-mt7621-pci.c81 void __iomem *port_base; member
276 mt7621_phy->port_base, mt7621_phy->has_dual_port); in mt7621_pcie_phy_of_xlate()
311 phy->port_base = devm_platform_ioremap_resource(pdev, 0); in mt7621_pci_phy_probe()
312 if (IS_ERR(phy->port_base)) { in mt7621_pci_phy_probe()
314 return PTR_ERR(phy->port_base); in mt7621_pci_phy_probe()
317 phy->regmap = devm_regmap_init_mmio(phy->dev, phy->port_base, in mt7621_pci_phy_probe()
/linux/include/linux/dsa/
H A Dloop.h36 unsigned int port_base; member
/linux/drivers/net/wireless/realtek/rtw89/
H A Dcore.c2544 const struct rtw89_port_reg *p = mac->port_base; in rtw89_bcn_cfg_tbtt_offset()