Home
last modified time | relevance | path

Searched refs:pll_settings (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clock_source.c195 struct pll_settings *pll_settings, in calc_fb_divider_checking_tolerance() argument
208 pll_settings->adjusted_pix_clk_100hz, in calc_fb_divider_checking_tolerance()
227 pll_settings->adjusted_pix_clk_100hz) in calc_fb_divider_checking_tolerance()
229 pll_settings->adjusted_pix_clk_100hz in calc_fb_divider_checking_tolerance()
230 : pll_settings->adjusted_pix_clk_100hz - in calc_fb_divider_checking_tolerance()
235 pll_settings->reference_freq = calc_pll_cs->ref_freq_khz; in calc_fb_divider_checking_tolerance()
236 pll_settings->reference_divider = ref_divider; in calc_fb_divider_checking_tolerance()
237 pll_settings->feedback_divider = feedback_divider; in calc_fb_divider_checking_tolerance()
238 pll_settings->fract_feedback_divider = fract_feedback_divider; in calc_fb_divider_checking_tolerance()
239 pll_settings->pix_clk_post_divider = post_divider; in calc_fb_divider_checking_tolerance()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Dclock_source.h107 struct pll_settings { struct
168 struct pll_settings *);
172 struct pll_settings *);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1524 pipe_ctx->pll_settings.ss_percentage; in build_audio_output()
1600 &pipe_ctx->pll_settings)) { in dce110_enable_stream_timing()
3438 &pipes[i].pll_settings); in dce110_enable_dp_link_output()
/linux/drivers/gpu/drm/amd/display/dc/resource/dce110/
H A Ddce110_resource.c930 &pipe_ctx->pll_settings); in dce110_resource_build_pipe_hw_param()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn10/
H A Ddcn10_resource.c1072 &pipe_ctx->pll_settings); in build_pipe_hw_param()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c710 &pipe_ctx->pll_settings)) { in dcn401_enable_stream_timing()
930 &pipe_ctx->pll_settings); in disable_link_output_symclk_on_tx_off()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1324 &pipe_ctx->pll_settings); in dcn20_build_pipe_pix_clk_params()