Home
last modified time | relevance | path

Searched refs:pll_ratio (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/phy/st/
H A Dphy-miphy28lp.c235 struct pll_ratio { struct
244 static struct pll_ratio sata_pll_ratio = { argument
253 static struct pll_ratio pcie_pll_ratio = {
262 static struct pll_ratio usb3_pll_ratio = {
384 struct pll_ratio *pll_ratio) in miphy28lp_pll_calibration() argument
391 writeb_relaxed(pll_ratio->clk_ref, base + MIPHY_PLL_CLKREF_FREQ); in miphy28lp_pll_calibration()
394 writeb_relaxed(pll_ratio->calset_1, base + MIPHY_PLL_CALSET_1); in miphy28lp_pll_calibration()
395 writeb_relaxed(pll_ratio->calset_2, base + MIPHY_PLL_CALSET_2); in miphy28lp_pll_calibration()
396 writeb_relaxed(pll_ratio->calset_3, base + MIPHY_PLL_CALSET_3); in miphy28lp_pll_calibration()
397 writeb_relaxed(pll_ratio->calset_4, base + MIPHY_PLL_CALSET_4); in miphy28lp_pll_calibration()
[all …]
/linux/drivers/media/usb/dvb-usb/
H A Ddib0700_devices.c225 .pll_ratio = 8,
391 .pll_ratio = 8,
660 .pll_ratio = 8,
952 .pll_ratio = 20,
1178 .pll_ratio = 20,
1517 .pll_ratio = 18,
1630 u8 pll_ratio; in dib8090_compute_pll_parameters() local
1632 for (pll_ratio = 17; pll_ratio <= 20; pll_ratio++) { in dib8090_compute_pll_parameters()
1633 freq_adc = 12 * pll_ratio * (1 << 8) / 16; in dib8090_compute_pll_parameters()
1639 deb_info("PLL ratio=%i rest=%i\n", pll_ratio, rest); in dib8090_compute_pll_parameters()
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddibx000_common.h120 u8 pll_ratio; member
H A Ddib7000p.c448 …dib7000p_write_word(state, 1856, (!bw->pll_reset << 13) | (bw->pll_range << 12) | (bw->pll_ratio <… in dib7000p_reset_pll()
456 clk_cfg0 = (1 << 15) | ((bw->pll_ratio & 0x3f) << 9) | in dib7000p_reset_pll()
462 …dib7000p_write_word(state, 903, (bw->pll_prediv << 5) | (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw-… in dib7000p_reset_pll()
495 if (loopdiv && bw && (bw->pll_prediv != prediv || bw->pll_ratio != loopdiv)) { in dib7000p_update_pll()
496 … = %d new = %d ; loopdiv : old = %d new = %d)\n", prediv, bw->pll_prediv, loopdiv, bw->pll_ratio); in dib7000p_update_pll()
501 …dib7000p_write_word(state, 1856, reg_1856 | ((bw->pll_ratio & 0x3f) << 6) | (bw->pll_prediv & 0x3f… in dib7000p_update_pll()
506 internal = 1000 * (xtal / bw->pll_prediv) * bw->pll_ratio; /* new internal */ in dib7000p_update_pll()
H A Ddib7000m.c401 reg_910 = (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw->pll_range << 1) | bw->pll_reset; in dib7000m_reset_pll()
414 reg_907 |= (bw->pll_ratio & 0x3f) << 9; in dib7000m_reset_pll()
431 dib7000m_write_word(state, 907, (bw->pll_prediv << 8) | (bw->pll_ratio << 0)); in dib7000mc_reset_pll()