| /linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/ |
| H A D | dcn20_dsc.c | 172 if (dsc_cfg->pic_width > dsc20->max_image_width) in dsc2_validate_stream()
304 DC_LOG_DSC("\tpic_width %d", pps->pic_width); in dsc_log_pps()
380 ASSERT(dsc_cfg->pic_width); in dsc_prepare_config()
391 !dsc_cfg->pic_width || !dsc_cfg->pic_height || in dsc_prepare_config()
409 dsc_reg_vals->pps.pic_width = dsc_cfg->pic_width; in dsc_prepare_config()
418 …dsc_reg_vals->pps.slice_width = (dsc_cfg->pic_width + dsc_cfg->dsc_padding + dsc_cfg->dc_dsc_cfg.n… in dsc_prepare_config()
545 reg_vals->pps.pic_width = 0; in dsc_init_reg_values()
603 PIC_WIDTH, reg_vals->pps.pic_width, in dsc_write_to_registers()
652 PIC_WIDTH, reg_vals->pps.pic_width, in dsc_write_to_registers()
|
| /linux/include/drm/display/ |
| H A D | drm_dsc.h | 107 u16 pic_width; member
345 __be16 pic_width; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/ |
| H A D | rc_calc_dpi.c | 39 to->pic_width = from->pic_width; in copy_pps_fields()
|
| H A D | dc_dsc.c | 1055 int pic_width; in setup_dsc_config() local
1068 pic_width = timing->h_addressable + timing->h_border_left + timing->h_border_right; in setup_dsc_config()
1074 if (dsc_sink_caps->branch_max_line_width && dsc_sink_caps->branch_max_line_width < pic_width) in setup_dsc_config()
1148 if (pic_width % max_slices_h == 0) in setup_dsc_config()
1160 dc_fixpt_div_int(dc_fixpt_from_int(pic_width), dsc_common_caps.max_slice_width), // sink min in setup_dsc_config()
1175 while (pic_width % min_slices_h != 0 && min_slices_h <= max_slices_h) { in setup_dsc_config()
1232 slice_width = pic_width / num_slices_h; in setup_dsc_config()
|
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_vdsc.c | 332 vdsc_cfg->pic_width = pipe_config->hw.adjusted_mode.crtc_hdisplay; in intel_dsc_compute_params()
334 DIV_ROUND_UP(vdsc_cfg->pic_width, in intel_dsc_compute_params()
565 DSC_PPS2_PIC_WIDTH(vdsc_cfg->pic_width / num_vdsc_instances); in intel_dsc_pps_configure()
614 DSC_PPS16_SLICE_PER_LINE((vdsc_cfg->pic_width / num_vdsc_instances) / in intel_dsc_pps_configure()
1001 vdsc_cfg->pic_width = REG_FIELD_GET(DSC_PPS2_PIC_WIDTH_MASK, pps_temp) * num_vdsc_instances; in intel_dsc_get_pps_config()
|
| H A D | intel_vdsc_regs.h | 109 #define DSC_PPS2_PIC_WIDTH(pic_width) REG_FIELD_PREP(DSC_PPS2_PIC_WIDTH_MASK, pic_width) argument
|
| H A D | icl_dsi.c | 1646 vdsc_cfg->pic_width % vdsc_cfg->slice_width); in gen11_dsi_dsc_compute_config()
|
| H A D | intel_display.c | 5449 PIPE_CONF_CHECK_I(dsc.config.pic_width); in intel_pipe_config_compare()
|
| /linux/drivers/media/platform/rockchip/rkvdec/ |
| H A D | rkvdec-vdpu383-h264.c | 204 u32 pic_width, pic_height; in assemble_hw_pps() local
241 pic_width = 16 * (sps->pic_width_in_mbs_minus1 + 1); in assemble_hw_pps()
248 hw_ps->sps.pic_width_in_mbs = pic_width; in assemble_hw_pps()
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/ |
| H A D | dcn401_dsc.c | 123 if (dsc_cfg->pic_width > dsc401->max_image_width) in dsc401_validate_stream()
271 PIC_WIDTH, reg_vals->pps.pic_width, in dsc_write_to_registers()
|
| /linux/drivers/gpu/drm/msm/dsi/ |
| H A D | dsi_host.c | 1033 dsc->pic_width = mode->hdisplay; in dsi_timing_setup()
1035 DBG("Mode %dx%d\n", dsc->pic_width, dsc->pic_height); in dsi_timing_setup()
2600 int pic_width = mode->hdisplay; in msm_dsi_host_check_dsc() local
2606 if (pic_width % dsc->slice_width) { in msm_dsi_host_check_dsc()
2608 pic_width, dsc->slice_width); in msm_dsi_host_check_dsc()
|
| /linux/drivers/gpu/drm/msm/disp/dpu1/ |
| H A D | dpu_encoder.c | 2027 int pic_width; in dpu_encoder_prep_dsc() local
2042 pic_width = dsc->pic_width; in dpu_encoder_prep_dsc()
2052 this_frame_slices = pic_width / dsc->slice_width; in dpu_encoder_prep_dsc()
|
| /linux/drivers/gpu/drm/amd/display/dc/link/ |
| H A D | link_dpms.c | 699 …dsc_cfg.pic_width = (stream->timing.h_addressable + pipe_ctx->dsc_padding_params.dsc_hactive_paddi… in link_set_dsc_on_stream()
723 dsc_cfg.pic_width *= opp_cnt; in link_set_dsc_on_stream()
833 …dsc_cfg.pic_width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h… in link_set_dsc_pps_packet()
|
| /linux/drivers/media/platform/chips-media/wave5/ |
| H A D | wave5-vpu-enc.c | 1174 open_param->pic_width = inst->conf_win.width; in wave5_set_enc_openparam()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/ |
| H A D | dcn20_resource.c | 1700 …dsc_cfg.pic_width = (stream->timing.h_addressable + pipe_ctx->dsc_padding_params.dsc_hactive_paddi… in dcn20_validate_dsc()
|
| /linux/drivers/gpu/drm/amd/display/dc/core/ |
| H A D | dc_hw_sequencer.c | 2360 …dsc_cfg.pic_width = (stream->timing.h_addressable + top_pipe->dsc_padding_params.dsc_hactive_paddi… in hwss_dsc_calculate_and_set_config()
|