Home
last modified time | relevance | path

Searched refs:phys_enc (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_vid.c33 struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_vid_is_master() argument
37 if (phys_enc->split_role != ENC_ROLE_SLAVE) in dpu_encoder_phys_vid_is_master()
44 const struct dpu_encoder_phys *phys_enc, in drm_mode_to_intf_timing_params() argument
92 if (phys_enc->hw_intf->cap->type == INTF_DSI) { in drm_mode_to_intf_timing_params()
97 timing->wide_bus_en = dpu_encoder_is_widebus_enabled(phys_enc->parent); in drm_mode_to_intf_timing_params()
98 timing->compression_en = dpu_encoder_is_dsc_enabled(phys_enc->parent); in drm_mode_to_intf_timing_params()
105 if (phys_enc->hw_intf->cap->type == INTF_DP && timing->wide_bus_en) { in drm_mode_to_intf_timing_params()
116 if (phys_enc->hw_intf->cap->type == INTF_DP && timing->wide_bus_en) { in drm_mode_to_intf_timing_params()
129 if (phys_enc->hw_intf->cap->type != INTF_DP && timing->compression_en) { in drm_mode_to_intf_timing_params()
131 dpu_encoder_get_dsc_config(phys_enc->parent); in drm_mode_to_intf_timing_params()
[all …]
H A Ddpu_encoder_phys_wb.c32 static bool dpu_encoder_phys_wb_is_master(struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_wb_is_master() argument
60 struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_wb_set_ot_limit() argument
62 struct dpu_hw_wb *hw_wb = phys_enc->hw_wb; in dpu_encoder_phys_wb_set_ot_limit()
69 ot_params.width = phys_enc->cached_mode.hdisplay; in dpu_encoder_phys_wb_set_ot_limit()
70 ot_params.height = phys_enc->cached_mode.vdisplay; in dpu_encoder_phys_wb_set_ot_limit()
71 ot_params.is_wfd = !dpu_encoder_helper_get_cwb_mask(phys_enc); in dpu_encoder_phys_wb_set_ot_limit()
72 ot_params.frame_rate = drm_mode_vrefresh(&phys_enc->cached_mode); in dpu_encoder_phys_wb_set_ot_limit()
76 if (!_dpu_encoder_phys_wb_clk_force_ctrl(hw_wb, phys_enc->dpu_kms->hw_mdp, in dpu_encoder_phys_wb_set_ot_limit()
80 dpu_vbif_set_ot_limit(phys_enc->dpu_kms, &ot_params); in dpu_encoder_phys_wb_set_ot_limit()
83 _dpu_encoder_phys_wb_clk_force_ctrl(hw_wb, phys_enc->dpu_kms->hw_mdp, in dpu_encoder_phys_wb_set_ot_limit()
[all …]
H A Ddpu_encoder_phys.h104 int (*wait_for_commit_done)(struct dpu_encoder_phys *phys_enc);
105 int (*wait_for_tx_complete)(struct dpu_encoder_phys *phys_enc);
106 void (*prepare_for_kickoff)(struct dpu_encoder_phys *phys_enc);
107 void (*handle_post_kickoff)(struct dpu_encoder_phys *phys_enc);
108 void (*trigger_start)(struct dpu_encoder_phys *phys_enc);
109 bool (*needs_single_flush)(struct dpu_encoder_phys *phys_enc);
112 void (*prepare_idle_pc)(struct dpu_encoder_phys *phys_enc);
116 void (*prepare_wb_job)(struct dpu_encoder_phys *phys_enc,
118 void (*cleanup_wb_job)(struct dpu_encoder_phys *phys_enc,
120 bool (*is_valid_for_commit)(struct dpu_encoder_phys *phys_enc);
[all …]
H A Ddpu_encoder.c230 u32 dpu_encoder_get_drm_fmt(struct dpu_encoder_phys *phys_enc) in dpu_encoder_get_drm_fmt() argument
237 drm_enc = phys_enc->parent; in dpu_encoder_get_drm_fmt()
240 mode = &phys_enc->cached_mode; in dpu_encoder_get_drm_fmt()
253 bool dpu_encoder_needs_periph_flush(struct dpu_encoder_phys *phys_enc) in dpu_encoder_needs_periph_flush() argument
261 drm_enc = phys_enc->parent; in dpu_encoder_needs_periph_flush()
265 mode = &phys_enc->cached_mode; in dpu_encoder_needs_periph_flush()
267 return phys_enc->hw_intf->cap->type == INTF_DP && in dpu_encoder_needs_periph_flush()
435 void dpu_encoder_helper_report_irq_timeout(struct dpu_encoder_phys *phys_enc, in dpu_encoder_helper_report_irq_timeout() argument
439 DRMID(phys_enc->parent), in dpu_encoder_helper_report_irq_timeout()
440 dpu_encoder_helper_get_intf_type(phys_enc->intf_mode), in dpu_encoder_helper_report_irq_timeout()
[all …]