Searched refs:phyclk_d18_mhz (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | dcn31_fpu.c | 128 .phyclk_d18_mhz = 667.0, 137 .phyclk_d18_mhz = 667.0, 146 .phyclk_d18_mhz = 667.0, 155 .phyclk_d18_mhz = 667.0, 164 .phyclk_d18_mhz = 667.0, 372 .phyclk_d18_mhz = 445.0, 381 .phyclk_d18_mhz = 667.0, 390 .phyclk_d18_mhz = 667.0, 399 .phyclk_d18_mhz = 667.0, 408 .phyclk_d18_mhz [all...] |
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_structs.h | 161 double phyclk_d18_mhz; member
|
| H A D | display_mode_vba.c | 399 mode_lib->vba.PHYCLKD18PerState[i] = soc->clock_limits[i].phyclk_d18_mhz; in fetch_socbb_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | dml2_translation_helper.c | 366 p->in_states->state_array[0].phyclk_d18_mhz = 667; in dml2_init_soc_states() 402 p->in_states->state_array[0].phyclk_d18_mhz = 667; in dml2_init_soc_states() 439 p->in_states->state_array[0].phyclk_d18_mhz = 667; in dml2_init_soc_states() 733 out->state_array[i].phyclk_d18_mhz = dc->dml.soc.clock_limits[i].phyclk_d18_mhz; in dml2_translate_soc_states()
|
| H A D | display_mode_util.c | 641 dml_print("DML: state_bbox: phyclk_d18_mhz = %f\n", state->phyclk_d18_mhz); in dml_print_soc_state_bounding_box()
|
| H A D | display_mode_core_structs.h | 281 dml_float_t phyclk_d18_mhz; member
|
| H A D | display_mode_core.c | 7275 mode_lib->ms.state.phyclk_d18_mhz, in dml_core_mode_support()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | dcn20_fpu.c | 2402 low_pstate_lvl.phyclk_d18_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].phyclk_d18_mhz; in dcn21_update_bw_bounding_box_fpu() 2456 s[k].phyclk_d18_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz; in dcn21_update_bw_bounding_box_fpu()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | dcn32_fpu.c | 135 .phyclk_d18_mhz = 667.0, 2862 entry.phyclk_d18_mhz = dcn3_2_soc.clock_limits[0].phyclk_d18_mhz; in build_synthetic_soc_states() 3278 dcn3_2_soc.clock_limits[i].phyclk_d18_mhz = dcn3_2_soc.clock_limits[0].phyclk_d18_mhz; in dcn32_update_bw_bounding_box_fpu()
|