Home
last modified time | relevance | path

Searched refs:pd_addr (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/net/ethernet/intel/i40e/
H A Di40e_hmc.c114 u64 *pd_addr; in i40e_add_pd_table_entry() local
151 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40e_add_pd_table_entry()
152 pd_addr += rel_pd_idx; in i40e_add_pd_table_entry()
155 memcpy(pd_addr, &page_desc, sizeof(u64)); in i40e_add_pd_table_entry()
190 u64 *pd_addr; in i40e_remove_pd_bp() local
216 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40e_remove_pd_bp()
217 pd_addr += rel_pd_idx; in i40e_remove_pd_bp()
218 memset(pd_addr, 0, sizeof(u64)); in i40e_remove_pd_bp()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_sw_ring.c66 uint32_t vmid, uint64_t pd_addr) in vcn_dec_sw_ring_emit_vm_flush() argument
71 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_dec_sw_ring_emit_vm_flush()
75 data1 = lower_32_bits(pd_addr); in vcn_dec_sw_ring_emit_vm_flush()
H A Dvcn_v2_0.h37 unsigned vmid, uint64_t pd_addr);
50 unsigned int vmid, uint64_t pd_addr);
H A Dvcn_v4_0_3.h41 unsigned int vmid, uint64_t pd_addr);
H A Dvcn_sw_ring.h40 uint32_t vmid, uint64_t pd_addr);
H A Djpeg_v4_0_3.h65 unsigned int vmid, uint64_t pd_addr);
H A Dgmc_v9_0.c921 unsigned int vmid, uint64_t pd_addr) in gmc_v9_0_emit_flush_gpu_tlb() argument
945 lower_32_bits(pd_addr)); in gmc_v9_0_emit_flush_gpu_tlb()
949 upper_32_bits(pd_addr)); in gmc_v9_0_emit_flush_gpu_tlb()
966 return pd_addr; in gmc_v9_0_emit_flush_gpu_tlb()
H A Dsdma_v7_1.c1220 unsigned vmid, uint64_t pd_addr) in sdma_v7_1_ring_emit_vm_flush() argument
1222 amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in sdma_v7_1_ring_emit_vm_flush()
/linux/drivers/gpu/drm/radeon/
H A Dradeon_trace.h108 TP_PROTO(uint64_t pd_addr, unsigned ring, unsigned id),
109 TP_ARGS(pd_addr, ring, id),
111 __field(u64, pd_addr)
117 __entry->pd_addr = pd_addr;
122 __entry->pd_addr, __entry->ring, __entry->id)
H A Dradeon_vm.c238 uint64_t pd_addr = radeon_bo_gpu_offset(vm->page_directory); in radeon_vm_flush() local
241 if (pd_addr != vm_id->pd_gpu_addr || !vm_id->flushed_updates || in radeon_vm_flush()
244 trace_radeon_vm_flush(pd_addr, ring, vm->ids[ring].id); in radeon_vm_flush()
247 vm_id->pd_gpu_addr = pd_addr; in radeon_vm_flush()
641 uint64_t pd_addr = radeon_bo_gpu_offset(pd); in radeon_vm_update_page_directory() local
676 pde = pd_addr + pt_idx * 8; in radeon_vm_update_page_directory()
H A Dsi_dma.c187 unsigned vm_id, uint64_t pd_addr) in si_dma_vm_flush() argument
196 radeon_ring_write(ring, pd_addr >> 12); in si_dma_vm_flush()
H A Dni_dma.c449 unsigned vm_id, uint64_t pd_addr) in cayman_dma_vm_flush() argument
453 radeon_ring_write(ring, pd_addr >> 12); in cayman_dma_vm_flush()
H A Dcik_sdma.c945 unsigned vm_id, uint64_t pd_addr) in cik_dma_vm_flush() argument
956 radeon_ring_write(ring, pd_addr >> 12); in cik_dma_vm_flush()
H A Dni.c2664 unsigned vm_id, uint64_t pd_addr) in cayman_vm_flush() argument
2667 radeon_ring_write(ring, pd_addr >> 12); in cayman_vm_flush()
/linux/drivers/clk/mediatek/
H A Dclk-pll.c110 val = readl(pll->pd_addr); in mtk_pll_set_rate_regs()
115 if (pll->pd_addr != pll->pcw_addr) { in mtk_pll_set_rate_regs()
116 writel(val, pll->pd_addr); in mtk_pll_set_rate_regs()
202 postdiv = (readl(pll->pd_addr) >> pll->data->pd_shift) & POSTDIV_MASK; in mtk_pll_recalc_rate()
337 pll->pd_addr = base + data->pd_reg; in mtk_clk_register_pll_ops()
H A Dclk-fhctl.c165 regval = readl(pll->pd_addr) >> pll->data->pd_shift; in __get_postdiv()
175 regval = readl(pll->pd_addr); in __set_postdiv()
178 writel(regval, pll->pd_addr); in __set_postdiv()
/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_ppgtt.h18 gen6_pte_t __iomem *pd_addr; member