Home
last modified time | relevance | path

Searched refs:pcw (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-pll.c49 u32 pcw, int postdiv) in __mtk_pll_recalc_rate() argument
62 vco = (u64)fin * pcw; in __mtk_pll_recalc_rate()
101 static void mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw, in mtk_pll_set_rate_regs() argument
123 val |= pcw << pll->data->pcw_shift; in mtk_pll_set_rate_regs()
146 void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv, in mtk_pll_calc_values() argument
180 *pcw = (u32)_pcw; in mtk_pll_calc_values()
187 u32 pcw = 0; in mtk_pll_set_rate() local
190 mtk_pll_calc_values(pll, &pcw, &postdiv, rate, parent_rate); in mtk_pll_set_rate()
191 mtk_pll_set_rate_regs(pll, pcw, postdiv); in mtk_pll_set_rate()
200 u32 pcw; in mtk_pll_recalc_rate() local
[all …]
H A Dclk-pllfh.c33 u32 pcw = 0; in mtk_fhctl_set_rate() local
36 mtk_pll_calc_values(pll, &pcw, &postdiv, rate, parent_rate); in mtk_fhctl_set_rate()
38 return fh->ops->hopping(fh, pcw, postdiv); in mtk_fhctl_set_rate()