Home
last modified time | relevance | path

Searched refs:ovfl (Results 1 – 22 of 22) sorted by relevance

/linux/arch/m68k/fpsp040/
H A Dskeleton.S89 | bug, if an E1 snan, ovfl, or unfl occurred, and the process was
91 | return was inex, rather than the correct exception. The snan, ovfl,
93 | fix is to check for E1, and the existence of one of snan, ovfl,
117 btstb #ovfl_bit,2(%sp) |test for ovfl
122 bra ovfl
175 .global ovfl
176 ovfl: label
H A Dgen_except.S18 | ovfl
25 | reported if ovfl occurs and the ovfl enable bit is not
210 | the case of the ovfl exc without the ovfl enabled, but with
214 btstb #inex2_bit,FPCR_ENABLE(%a6) |check for ovfl/inex2 case
216 btstb #ovfl_bit,FPSR_EXCEPT(%a6) |now check ovfl
360 bfextu USER_FPSR(%a6){#17:#4},%d0 |get snan/operr/ovfl/unfl bits
H A Dscale.S103 bges ovfl
112 ovfl: label
H A Dres_func.S962 | The result has overflowed to $7fff exponent. Set I, ovfl,
1143 | The result has overflowed to $7fff exponent. Set I, ovfl,
1459 | that gen_except will have a correctly signed value for ovfl/unfl
1477 | that gen_except will have a correctly signed value for ovfl/unfl
H A Dbugfix.S170 | nu-generated ovfl, unfl, or inex exception. If the version
/linux/arch/m68k/ifpsp060/
H A DTEST.DOC145 0x10: FP enabled snan/operr/ovfl/unfl/dz/inex
159 FP enabled: tests enabled snan/operr/ovfl/unfl/dz/inex.
162 exercises _fpsp_{snan,operr,ovfl,unfl,dz,inex}() and
163 _real_{snan,operr,ovfl,unfl,dz,inex}(). the test expects
/linux/arch/parisc/math-emu/
H A Dfcnvff.c246 Sgl_setwrapped_exponent(result,dest_exponent,ovfl); in dbl_to_sgl_fcnvff()
H A Dsfmpy.c265 Sgl_setwrapped_exponent(result,dest_exponent,ovfl); in sgl_fmpy()
H A Dsfsub.c487 Sgl_setwrapped_exponent(result,result_exponent,ovfl); in sgl_fsub()
H A Dsfadd.c484 Sgl_setwrapped_exponent(result,result_exponent,ovfl); in sgl_fadd()
H A Dsfdiv.c278 Sgl_setwrapped_exponent(result,dest_exponent,ovfl); in sgl_fdiv()
H A Ddfmpy.c279 Dbl_setwrapped_exponent(resultp1,dest_exponent,ovfl); in dbl_fmpy()
H A Ddfdiv.c284 Dbl_setwrapped_exponent(resultp1,dest_exponent,ovfl); in dbl_fdiv()
H A Dfmpyfadd.c664 Dbl_setwrapped_exponent(resultp1,result_exponent,ovfl); in dbl_fmpyfadd()
1324 Dbl_setwrapped_exponent(resultp1,result_exponent,ovfl);
1965 Sgl_setwrapped_exponent(resultp1,result_exponent,ovfl);
2607 Sgl_setwrapped_exponent(resultp1,result_exponent,ovfl);
H A Ddfsub.c492 Dbl_setwrapped_exponent(resultp1,result_exponent,ovfl); in dbl_fsub()
H A Ddfadd.c489 Dbl_setwrapped_exponent(resultp1,result_exponent,ovfl); in dbl_fadd()
H A Dsgl_float.h180 #define ovfl - macro
H A Ddbl_float.h303 #define ovfl - macro
/linux/arch/m68k/ifpsp060/src/
H A Dfpsp.S1674 # for snan,operr,ovfl,unfl, src op is still in FP_SRC so just
11677 or.l &ovfl_inx_mask,USER_FPSR(%a6) # set ovfl/aovfl/ainex
13649 or.l &ovfl_inx_mask,USER_FPSR(%a6) # set ovfl/aovfl/ainex
13985 cmpi.l %d0,&0x3fff-0x7ffe # would result ovfl?
14036 or.l &ovfl_inx_mask, USER_FPSR(%a6) # set ovfl/aovfl/ainex
14389 or.w &ovfl_inx_mask,2+USER_FPSR(%a6) # set ovfl/aovfl/ainex
14712 long 0x7fff # ext ovfl
14713 long 0x407f # sgl ovfl
14714 long 0x43ff # dbl ovfl
14722 or.l &ovfl_inx_mask,USER_FPSR(%a6) # set ovfl/aovfl/ainex
[all …]
H A Dftest.S117 ### ovfl non-maskable
191 ### ovfl
H A Dpfpsp.S1673 # for snan,operr,ovfl,unfl, src op is still in FP_SRC so just
H A Dfplsp.S519 set OVFL_VEC, 0xd4 # ovfl vector offset