Home
last modified time | relevance | path

Searched refs:outw (Results 1 – 25 of 151) sorted by relevance

1234567

/linux/drivers/comedi/drivers/
H A Dni_atmio16d.c152 outw(0xFFC2, dev->iobase + AM9513A_COM_REG); in reset_counters()
153 outw(0xFF02, dev->iobase + AM9513A_COM_REG); in reset_counters()
154 outw(0x4, dev->iobase + AM9513A_DATA_REG); in reset_counters()
155 outw(0xFF0A, dev->iobase + AM9513A_COM_REG); in reset_counters()
156 outw(0x3, dev->iobase + AM9513A_DATA_REG); in reset_counters()
157 outw(0xFF42, dev->iobase + AM9513A_COM_REG); in reset_counters()
158 outw(0xFF42, dev->iobase + AM9513A_COM_REG); in reset_counters()
160 outw(0xFFC4, dev->iobase + AM9513A_COM_REG); in reset_counters()
161 outw(0xFF03, dev->iobase + AM9513A_COM_REG); in reset_counters()
162 outw(0x4, dev->iobase + AM9513A_DATA_REG); in reset_counters()
[all …]
H A Ds526.c179 outw((val >> 16) & 0xffff, dev->iobase + S526_GPCT_MSB_REG(chan)); in s526_gpct_write()
180 outw(val & 0xffff, dev->iobase + S526_GPCT_LSB_REG(chan)); in s526_gpct_write()
235 outw(val, dev->iobase + S526_GPCT_MODE_REG(chan)); in s526_gpct_insn_config()
241 outw(S526_GPCT_CTRL_CT_RESET, in s526_gpct_insn_config()
276 outw(val, dev->iobase + S526_GPCT_MODE_REG(chan)); in s526_gpct_insn_config()
283 outw(data[3] & 0xffff, in s526_gpct_insn_config()
290 outw(S526_GPCT_CTRL_CT_RESET, in s526_gpct_insn_config()
293 outw(S526_GPCT_CTRL_CT_LOAD, in s526_gpct_insn_config()
314 outw(val, dev->iobase + S526_GPCT_MODE_REG(chan)); in s526_gpct_insn_config()
324 outw(val, dev->iobase + S526_GPCT_MODE_REG(chan)); in s526_gpct_insn_config()
[all …]
H A Dni_at_ao.c121 outw(devpriv->cfg1, dev->iobase + ATAO_CFG1_REG); in atao_select_reg_group()
140 outw(comedi_offset_munge(s, val), in atao_ao_insn_write()
157 outw(s->state, dev->iobase + ATAO_DIO_REG); in atao_dio_insn_bits()
192 outw(devpriv->cfg3, dev->iobase + ATAO_CFG3_REG); in atao_dio_insn_config()
248 outw(bits, dev->iobase + ATAO_CFG2_REG); in atao_calib_insn_write()
249 outw(bits | ATAO_CFG2_SCLK, in atao_calib_insn_write()
254 outw(ATAO_CFG2_CALLD(chan), dev->iobase + ATAO_CFG2_REG); in atao_calib_insn_write()
255 outw(ATAO_CFG2_CALLD_NOP, dev->iobase + ATAO_CFG2_REG); in atao_calib_insn_write()
270 outw(devpriv->cfg1, dev->iobase + ATAO_CFG1_REG); in atao_reset()
277 outw(ATAO_CFG2_CALLD_NOP, dev->iobase + ATAO_CFG2_REG); in atao_reset()
[all …]
H A Dadv_pci1723.c88 outw(val, dev->iobase + PCI1723_AO_REG(chan)); in pci1723_ao_insn_write()
113 outw(mode, dev->iobase + PCI1723_DIO_CTRL_REG); in pci1723_dio_insn_config()
124 outw(s->state, dev->iobase + PCI1723_DIO_DATA_REG); in pci1723_dio_insn_bits()
162 outw(PCI1723_SYNC_CTRL_SYNC, dev->iobase + PCI1723_SYNC_CTRL_REG); in pci1723_auto_attach()
164 outw(PCI1723_CTRL_RANGE(0) | PCI1723_CTRL_CHAN(i), in pci1723_auto_attach()
166 outw(0, dev->iobase + PCI1723_RANGE_STROBE_REG); in pci1723_auto_attach()
168 outw(0x8000, dev->iobase + PCI1723_AO_REG(i)); in pci1723_auto_attach()
171 outw(0, dev->iobase + PCI1723_SYNC_STROBE_REG); in pci1723_auto_attach()
174 outw(PCI1723_SYNC_CTRL_ASYNC, dev->iobase + PCI1723_SYNC_CTRL_REG); in pci1723_auto_attach()
H A Ddt282x.c446 outw(devpriv->supcsr | DT2821_SUPCSR_CLRDMADNE, in dt282x_ao_dma_interrupt()
466 outw(devpriv->supcsr | DT2821_SUPCSR_CLRDMADNE, in dt282x_ai_dma_interrupt()
542 outw(DT2821_CHANCSR_LLE | DT2821_CHANCSR_NUMB(n), in dt282x_load_changain()
548 outw(devpriv->adcsr | in dt282x_load_changain()
553 outw(DT2821_CHANCSR_NUMB(n), dev->iobase + DT2821_CHANCSR_REG); in dt282x_load_changain()
597 outw(devpriv->adcsr, dev->iobase + DT2821_ADCSR_REG); in dt282x_ai_insn_read()
601 outw(devpriv->supcsr | DT2821_SUPCSR_PRLD, in dt282x_ai_insn_read()
609 outw(devpriv->supcsr | DT2821_SUPCSR_STRIG, in dt282x_ai_insn_read()
697 outw(devpriv->divisor, dev->iobase + DT2821_TMRCTR_REG); in dt282x_ai_cmd()
704 outw(devpriv->supcsr | in dt282x_ai_cmd()
[all …]
H A Dni_at_a2150.c215 outw(0x00, dev->iobase + DMA_TC_CLEAR_REG); in a2150_interrupt()
228 outw(devpriv->irq_dma_bits, dev->iobase + IRQ_DMA_CNTRL_REG); in a2150_cancel()
234 outw(0, dev->iobase + FIFO_RESET_REG); in a2150_cancel()
478 outw(0, dev->iobase + FIFO_RESET_REG); in a2150_ai_cmd()
499 outw(devpriv->config_bits, dev->iobase + CONFIG_REG); in a2150_ai_cmd()
522 outw(0x00, dev->iobase + DMA_TC_CLEAR_REG); in a2150_ai_cmd()
526 outw(devpriv->irq_dma_bits, dev->iobase + IRQ_DMA_CNTRL_REG); in a2150_ai_cmd()
554 outw(trigger_bits, dev->iobase + TRIGGER_REG); in a2150_ai_cmd()
558 outw(0, dev->iobase + FIFO_START_REG); in a2150_ai_cmd()
584 outw(0, dev->iobase + FIFO_RESET_REG); in a2150_ai_rinsn()
[all …]
H A Dcb_das16_cs.c149 outw(DAS16CS_AI_MUX_SINGLE_CHAN(chan), in das16cs_ai_insn_read()
159 outw(devpriv->misc1, dev->iobase + DAS16CS_MISC1_REG); in das16cs_ai_insn_read()
176 outw(devpriv->misc2, dev->iobase + DAS16CS_MISC2_REG); in das16cs_ai_insn_read()
179 outw(0, dev->iobase + DAS16CS_AI_DATA_REG); in das16cs_ai_insn_read()
206 outw(devpriv->misc1, dev->iobase + DAS16CS_MISC1_REG); in das16cs_ao_insn_write()
216 outw(misc1, dev->iobase + DAS16CS_MISC1_REG); in das16cs_ao_insn_write()
224 outw(misc1, dev->iobase + DAS16CS_MISC1_REG); in das16cs_ao_insn_write()
226 outw(misc1 | DAS16CS_MISC1_DACCLK, in das16cs_ao_insn_write()
234 outw(misc1 | DAS16CS_MISC1_DAC0CS | DAS16CS_MISC1_DAC1CS, in das16cs_ao_insn_write()
248 outw(s->state, dev->iobase + DAS16CS_DIO_REG); in das16cs_dio_insn_bits()
[all …]
H A Dcb_pcidas.c338 outw(PCIDAS_CALIB_EN | PCIDAS_CALIB_SRC(devpriv->calib_src), in cb_pcidas_ai_insn_read()
342 outw(0, devpriv->pcibar1 + PCIDAS_CALIB_REG); in cb_pcidas_ai_insn_read()
353 outw(bits, devpriv->pcibar1 + PCIDAS_AI_REG); in cb_pcidas_ai_insn_read()
356 outw(0, devpriv->pcibar2 + PCIDAS_AI_FIFO_CLR_REG); in cb_pcidas_ai_insn_read()
361 outw(0, devpriv->pcibar2 + PCIDAS_AI_DATA_REG); in cb_pcidas_ai_insn_read()
419 outw(devpriv->ao_ctrl, devpriv->pcibar1 + PCIDAS_AO_REG); in cb_pcidas_ao_nofifo_insn_write()
424 outw(val, devpriv->pcibar4 + PCIDAS_AO_DATA_REG(chan)); in cb_pcidas_ao_nofifo_insn_write()
446 outw(0, devpriv->pcibar4 + PCIDAS_AO_FIFO_CLR_REG); in cb_pcidas_ao_fifo_insn_write()
454 outw(devpriv->ao_ctrl, devpriv->pcibar1 + PCIDAS_AO_REG); in cb_pcidas_ao_fifo_insn_write()
459 outw(val, devpriv->pcibar4 + PCIDAS_AO_FIFO_REG); in cb_pcidas_ao_fifo_insn_write()
[all …]
H A Dadv_pci1710.c272 outw(PCI171X_MUX_CHAN(chan), dev->iobase + PCI171X_MUX_REG); in pci1710_ai_setup_chanlist()
273 outw(rangeval, dev->iobase + PCI171X_RANGE_REG); in pci1710_ai_setup_chanlist()
283 outw(devpriv->mux_scan, dev->iobase + PCI171X_MUX_REG); in pci1710_ai_setup_chanlist()
339 outw(devpriv->ctrl, dev->iobase + PCI171X_CTRL_REG); in pci1710_ai_insn_read()
350 outw(0, dev->iobase + PCI171X_SOFTTRG_REG); in pci1710_ai_insn_read()
365 outw(devpriv->ctrl, dev->iobase + PCI171X_CTRL_REG); in pci1710_ai_insn_read()
380 outw(devpriv->ctrl, dev->iobase + PCI171X_CTRL_REG); in pci1710_ai_cancel()
500 outw(devpriv->ctrl, dev->iobase + PCI171X_CTRL_REG); in pci1710_irq_handler()
505 outw(devpriv->mux_scan, dev->iobase + PCI171X_MUX_REG); in pci1710_irq_handler()
506 outw(devpriv->ctrl, dev->iobase + PCI171X_CTRL_REG); in pci1710_irq_handler()
[all …]
H A Damplc_pci224.c393 outw(1 << chan, dev->iobase + PCI224_DACCEN); in pci224_ao_set_data()
398 outw(devpriv->daccon | PCI224_DACCON_FIFORESET, in pci224_ao_set_data()
411 outw(mangled, dev->iobase + PCI224_DACDATA); in pci224_ao_set_data()
468 outw(0, dev->iobase + PCI224_DACCEN); /* Disable channels. */ in pci224_ao_stop()
473 outw(devpriv->daccon | PCI224_DACCON_FIFORESET, in pci224_ao_stop()
556 outw(devpriv->ao_scan_vals[devpriv->ao_scan_order[i]], in pci224_ao_handle_fifo()
569 outw(devpriv->daccon, dev->iobase + PCI224_DACCON); in pci224_ao_handle_fifo()
598 outw(devpriv->daccon, dev->iobase + PCI224_DACCON); in pci224_ao_handle_fifo()
859 outw(devpriv->ao_enab, dev->iobase + PCI224_DACCEN); in pci224_ao_cmd()
878 outw(devpriv->daccon | PCI224_DACCON_FIFORESET, in pci224_ao_cmd()
[all …]
/linux/drivers/net/ethernet/amd/
H A Dlance.c514 outw(reset_val, ioaddr+LANCE_RESET); in lance_probe1()
516 outw(0x0000, ioaddr+LANCE_ADDR); /* Switch to window 0 */ in lance_probe1()
521 outw(88, ioaddr+LANCE_ADDR); in lance_probe1()
526 outw(89, ioaddr+LANCE_ADDR); in lance_probe1()
583 outw(0x0001, ioaddr+LANCE_ADDR); in lance_probe1()
585 outw((short) (u32) isa_virt_to_bus(&lp->init_block), ioaddr+LANCE_DATA); in lance_probe1()
586 outw(0x0002, ioaddr+LANCE_ADDR); in lance_probe1()
588 outw(((u32)isa_virt_to_bus(&lp->init_block)) >> 16, ioaddr+LANCE_DATA); in lance_probe1()
589 outw(0x0000, ioaddr+LANCE_ADDR); in lance_probe1()
611 outw(8, ioaddr+LANCE_ADDR); in lance_probe1()
[all …]
/linux/drivers/net/ethernet/3com/
H A D3c509.c116 #define EL3WINDOW(win_num) outw(SelectWindow + (win_num), ioaddr + EL3_CMD)
324 outw(0x0f00, ioaddr + WN0_IRQ); in el3_isa_match()
370 outw(0x0f00, ioaddr + WN0_IRQ); in el3_isa_resume()
574 outw(SelectWindow | 0, ioaddr + 0xC80 + EL3_CMD); in el3_eisa_probe()
625 outw(EEPROM_READ + index, ioaddr + 10); in read_eeprom()
661 outw(TxReset, ioaddr + EL3_CMD); in el3_open()
662 outw(RxReset, ioaddr + EL3_CMD); in el3_open()
663 outw(SetStatusEnb | 0x00, ioaddr + EL3_CMD); in el3_open()
695 outw(TxReset, ioaddr + EL3_CMD); in el3_tx_timeout()
696 outw(TxEnable, ioaddr + EL3_CMD); in el3_tx_timeout()
[all …]
H A D3c574_cs.c131 #define EL3WINDOW(win_num) outw(SelectWindow + (win_num), ioaddr + EL3_CMD)
369 outw(2<<11, ioaddr + RunnerRdCtrl); in tc574_config()
371 outw(0<<11, ioaddr + RunnerRdCtrl); in tc574_config()
385 outw(0x8040, ioaddr + Wn3_Options); in tc574_config()
387 outw(0xc040, ioaddr + Wn3_Options); in tc574_config()
391 outw(0x8040, ioaddr + Wn3_Options); in tc574_config()
492 outw(cmd, dev->base_addr + EL3_CMD); in tc574_wait_for_completion()
505 outw(EEPROM_Read + index, ioaddr + Wn0EepromCmd); in read_eeprom()
536 outw(MDIO_DATA_WRITE1, mdio_addr); in mdio_sync()
537 outw(MDIO_DATA_WRITE1 | MDIO_SHIFT_CLK, mdio_addr); in mdio_sync()
[all …]
H A D3c589_cs.c67 #define EL3WINDOW(win_num) outw(SelectWindow + (win_num), ioaddr + EL3_CMD)
314 outw(0x3f00, ioaddr + 8); in tc589_config()
377 outw(cmd, dev->base_addr + EL3_CMD); in tc589_wait_for_completion()
392 outw(EEPROM_READ + index, ioaddr + 10); in read_eeprom()
413 outw(0, ioaddr + 6); in tc589_set_xcvr()
416 outw(3<<14, ioaddr + 6); in tc589_set_xcvr()
419 outw(1<<14, ioaddr + 6); in tc589_set_xcvr()
423 outw((if_port == 2) ? StartCoax : StopCoax, ioaddr + EL3_CMD); in tc589_set_xcvr()
426 outw(MEDIA_LED | ((if_port < 2) ? MEDIA_TP : 0), ioaddr + WN4_MEDIA); in tc589_set_xcvr()
455 outw(0x0001, ioaddr + 4); /* Activate board. */ in tc589_reset()
[all …]
H A D3c515.c168 #define EL3WINDOW(win_num) outw(SelectWindow + (win_num), ioaddr + EL3_CMD)
444 outw(EEPROM_Read + 7, ioaddr + Wn0EepromCmd); in check_device()
464 outw(TotalReset, dev->base_addr + EL3_CMD); in cleanup_card()
623 outw(EEPROM_Read + i, ioaddr + Wn0EepromCmd); in corkscrew_setup()
736 outw(TxReset, ioaddr + EL3_CMD); in corkscrew_open()
741 outw(RxReset, ioaddr + EL3_CMD); in corkscrew_open()
747 outw(SetStatusEnb | 0x00, ioaddr + EL3_CMD); in corkscrew_open()
778 outw(0, ioaddr + i); in corkscrew_open()
782 outw(StartCoax, ioaddr + EL3_CMD); in corkscrew_open()
784 outw((inw(ioaddr + Wn4_Media) & ~(Media_10TP | Media_SQE)) | in corkscrew_open()
[all …]
/linux/drivers/net/ethernet/smsc/
H A Dsmc9194.c324 outw( RCR_SOFTRESET, ioaddr + RCR ); in smc_reset()
331 outw( RCR_CLEAR, ioaddr + RCR ); in smc_reset()
332 outw( TCR_CLEAR, ioaddr + TCR ); in smc_reset()
338 outw( inw( ioaddr + CONTROL ) | CTL_AUTO_RELEASE , ioaddr + CONTROL ); in smc_reset()
342 outw( MC_RESET, ioaddr + MMU_CMD ); in smc_reset()
363 outw( TCR_NORMAL, ioaddr + TCR ); in smc_enable()
364 outw( RCR_NORMAL, ioaddr + RCR ); in smc_enable()
398 outw( inw( ioaddr + CONTROL ), CTL_POWERDOWN, ioaddr + CONTROL ); in smc_shutdown()
522 outw( MC_ALLOC | numPages, ioaddr + MMU_CMD ); in smc_wait_to_send_packet()
611 outw( PTR_AUTOINC , ioaddr + POINTER ); in smc_hardware_send_packet()
[all …]
H A Dsmc91c92_cs.c146 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
262 #define set_bits(v, p) outw(inw(p)|(v), (p))
263 #define mask_bits(v, p) outw(inw(p)&(v), (p))
551 outw(MOT_EEPROM + i, ioaddr + POINTER); in mot_setup()
553 outw((CTL_RELOAD | CTL_EE_SELECT), ioaddr + CONTROL); in mot_setup()
775 outw(0, ioaddr + CONTROL); in check_sig()
1046 outw(save, ioaddr + BANK_SELECT); in smc_dump()
1098 outw(0, ioaddr + INTERRUPT); in smc_close()
1105 outw(CTL_POWERDOWN, ioaddr + CONTROL ); in smc_close()
1147 outw(packet_no, ioaddr + PNR_ARR); in smc_hardware_send_packet()
[all …]
/linux/arch/sh/boards/mach-hp6xx/
H A Dsetup.c62 outw(v, HD64461_GPADR); in dac_audio_start()
80 outw(v, HD64461_GPADR); in dac_audio_stop()
138 outw(v, HD64461_STBCR); in hp6xx_setup()
141 outw(v, HD64461_GPADR); in hp6xx_setup()
143 outw(HD64461_PCCGCR_VCC0 | HD64461_PCCSCR_VCC1, HD64461_PCC0GCR); in hp6xx_setup()
146 outw(HD64461_PCCGCR_VCC0 | HD64461_PCCSCR_VCC1, HD64461_PCC1GCR); in hp6xx_setup()
H A Dpm.c114 outw(hd64461_stbcr, HD64461_STBCR); in hp6x0_pm_enter()
125 outw(0xf07f, HD64461_SCPUCR); in hp6x0_pm_enter()
129 outw(0, HD64461_SCPUCR); in hp6x0_pm_enter()
136 outw(hd64461_stbcr, HD64461_STBCR); in hp6x0_pm_enter()
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Doverlay.c142 u16 outw, outh; in dss_ovl_check() local
149 outw = info->width; in dss_ovl_check()
153 outw = info->width; in dss_ovl_check()
155 outw = info->out_width; in dss_ovl_check()
163 if (dw < info->pos_x + outw) { in dss_ovl_check()
166 ovl->id, info->pos_x, outw, dw); in dss_ovl_check()
/linux/sound/pci/
H A Des1968.c570 outw(reg, chip->io_port + ESM_INDEX); in __maestro_write()
571 outw(data, chip->io_port + ESM_DATA); in __maestro_write()
587 outw(reg, chip->io_port + ESM_INDEX); in __maestro_read()
636 outw(val, chip->io_port + ESM_AC97_DATA); in snd_es1968_ac97_write()
753 outw(reg, chip->io_port + WC_INDEX); in wave_set_register()
754 outw(value, chip->io_port + WC_DATA); in wave_set_register()
764 outw(reg, chip->io_port + WC_INDEX); in wave_get_register()
1056 outw(1, chip->io_port + 0x04); in snd_es1968_playback_setup()
1058 outw(inw(chip->io_port + ESM_PORT_HOST_IRQ) | ESM_HIRQ_DSIE, chip->io_port + ESM_PORT_HOST_IRQ); in snd_es1968_playback_setup()
1184 outw(1, chip->io_port + 0x04); in snd_es1968_capture_setup()
[all …]
/linux/arch/mips/loongson2ef/common/cs5536/
H A Dcs5536_mfgpt.c39 outw(inw(MFGPT0_SETUP) & 0x7fff, MFGPT0_SETUP); in disable_mfgpt0_counter()
46 outw(0xe310, MFGPT0_SETUP); in enable_mfgpt0_counter()
54 outw(COMPARE, MFGPT0_CMP2); /* set comparator2 */ in mfgpt_timer_set_periodic()
55 outw(0, MFGPT0_CNT); /* set counter to 0 */ in mfgpt_timer_set_periodic()
96 outw(inw(MFGPT0_SETUP) | 0x4000, MFGPT0_SETUP); in timer_interrupt()
/linux/drivers/watchdog/
H A DiTCO_wdt.c244 outw(val, TCO1_CNT(p)); in update_no_reboot_bit_cnt()
303 outw(0x01, TCO_RLD(p)); in iTCO_wdt_start()
310 outw(val, TCO1_CNT(p)); in iTCO_wdt_start()
331 outw(val, TCO1_CNT(p)); in iTCO_wdt_stop()
352 outw(0x01, TCO_RLD(p)); in iTCO_wdt_ping()
356 outw(0x0008, TCO1_STS(p)); /* write 1 to clear bit */ in iTCO_wdt_ping()
392 outw(val16, TCOv2_TMR(p)); in iTCO_wdt_set_timeout()
567 outw(0x0008, TCO1_STS(p)); /* Clear the Time Out Status bit */ in iTCO_wdt_probe()
568 outw(0x0002, TCO2_STS(p)); /* Clear SECOND_TO_STS bit */ in iTCO_wdt_probe()
576 outw(0x0008, TCO1_STS(p)); /* Clear the Time Out Status bit */ in iTCO_wdt_probe()
[all …]
H A Dscx200_wdt.c61 outw(wdto_restart, scx200_cb_base + SCx200_WDT_WDTO); in scx200_wdt_ping()
76 outw(0, scx200_cb_base + SCx200_WDT_WDTO); in scx200_wdt_enable()
78 outw(W_ENABLE, scx200_cb_base + SCx200_WDT_WDCNFG); in scx200_wdt_enable()
89 outw(0, scx200_cb_base + SCx200_WDT_WDTO); in scx200_wdt_disable()
91 outw(W_DISABLE, scx200_cb_base + SCx200_WDT_WDCNFG); in scx200_wdt_disable()
/linux/drivers/net/ethernet/ti/
H A Dtlan.h446 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_read8()
456 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_read16()
466 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_read32()
476 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_write8()
486 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_write16()
487 outw(data, base_addr + TLAN_DIO_DATA + (internal_addr & 0x2)); in tlan_dio_write16()
496 outw(internal_addr, base_addr + TLAN_DIO_ADR); in tlan_dio_write32()

1234567