Home
last modified time | relevance | path

Searched refs:otg_inst (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
H A Ddcn314_dccg.c61 uint32_t otg_inst, in dccg314_get_pixel_rate_div() argument
71 switch (otg_inst) { in dccg314_get_pixel_rate_div()
103 uint32_t otg_inst, in dccg314_set_pixel_rate_div() argument
118 dccg314_get_pixel_rate_div(dccg, otg_inst, &cur_k1, &cur_k2); in dccg314_set_pixel_rate_div()
122 switch (otg_inst) { in dccg314_set_pixel_rate_div()
152 uint32_t otg_inst) in dccg314_set_dtbclk_p_src() argument
161 switch (otg_inst) { in dccg314_set_dtbclk_p_src()
221 REG_WRITE(DTBCLK_DTO_MODULO[params->otg_inst], modulo); in dccg314_set_dtbclk_dto()
222 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg314_set_dtbclk_dto()
224 REG_UPDATE(OTG_PIXEL_RATE_CNTL[params->otg_inst], in dccg314_set_dtbclk_dto()
[all …]
H A Ddcn314_dccg.h211 int otg_inst,
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
H A Ddcn20_dccg.c109 uint32_t otg_inst) in dccg2_otg_add_pixel() argument
113 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_add_pixel()
114 OTG_ADD_PIXEL[otg_inst], 0, in dccg2_otg_add_pixel()
115 OTG_DROP_PIXEL[otg_inst], 0); in dccg2_otg_add_pixel()
116 REG_UPDATE(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_add_pixel()
117 OTG_ADD_PIXEL[otg_inst], 1); in dccg2_otg_add_pixel()
121 uint32_t otg_inst) in dccg2_otg_drop_pixel() argument
125 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_drop_pixel()
126 OTG_ADD_PIXEL[otg_inst], 0, in dccg2_otg_drop_pixel()
127 OTG_DROP_PIXEL[otg_inst], 0); in dccg2_otg_drop_pixel()
[all …]
H A Ddcn20_dccg.h532 uint32_t otg_inst);
534 uint32_t otg_inst);
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn21/
H A Ddcn21_hwseq.c139 bool dcn21_dmub_abm_set_pipe(struct abm *abm, uint32_t otg_inst, in dcn21_dmub_abm_set_pipe() argument
149 cmd.abm_set_pipe.abm_set_pipe_data.otg_inst = otg_inst; in dcn21_dmub_abm_set_pipe()
181 uint32_t otg_inst = pipe_ctx->stream_res.tg->inst; in dcn21_set_abm_immediate_disable() local
198 abm->funcs->set_pipe_ex(abm, otg_inst, SET_ABM_PIPE_IMMEDIATELY_DISABLE, in dcn21_set_abm_immediate_disable()
202 otg_inst, in dcn21_set_abm_immediate_disable()
217 uint32_t otg_inst; in dcn21_set_pipe() local
222 otg_inst = tg->inst; in dcn21_set_pipe()
231 otg_inst, in dcn21_set_pipe()
236 dcn21_dmub_abm_set_pipe(abm, otg_inst, in dcn21_set_pipe()
250 uint32_t otg_inst; in dcn21_set_backlight_level() local
[all …]
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Ddccg.h60 int otg_inst; member
205 int otg_inst; member
223 uint32_t otg_inst);
225 uint32_t otg_inst);
239 int otg_inst,
297 uint32_t otg_inst,
302 uint32_t otg_inst,
309 int otg_inst,
335 uint32_t otg_inst);
H A Dabm.h59 bool (*set_abm_pause)(struct abm *abm, bool pause, unsigned int panel_inst, unsigned int otg_inst);
65 unsigned int otg_inst,
H A Ddwb.h170 int otg_inst; member
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn31/
H A Ddcn31_dccg.h219 int otg_inst,
228 uint32_t otg_inst);
232 uint32_t otg_inst);
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_cp_psp.h35 uint8_t otg_inst; member
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddmub_abm_lcd.h47 bool dmub_abm_set_pipe(struct abm *abm, uint32_t otg_inst, uint32_t option, uint32_t panel_inst, ui…
H A Ddmub_psr.c352 copy_settings_data->otg_inst = pipe_ctx->stream_res.tg->inst; in dmub_psr_copy_settings()
354 copy_settings_data->otg_inst = 0; in dmub_psr_copy_settings()
H A Ddce_clock_source.c1083 dto_params.otg_inst = inst; in dcn401_program_pix_clk()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_crtc.c84 if (acrtc->otg_inst == -1) in amdgpu_dm_crtc_set_vupdate_irq()
87 irq_source = IRQ_TYPE_VUPDATE + acrtc->otg_inst; in amdgpu_dm_crtc_set_vupdate_irq()
781 acrtc->otg_inst = -1; in amdgpu_dm_crtc_init()
H A Damdgpu_dm_irq.c730 if (acrtc->otg_inst == -1) in dm_irq_state()
733 irq_source = dal_irq_type + acrtc->otg_inst; in dm_irq_state()
H A Damdgpu_dm_hdcp.c564 display->controller = CONTROLLER_ID_D0 + config->otg_inst; in update_config()
H A Damdgpu_dm.c344 int otg_inst) in get_crtc_by_otg_inst() argument
350 if (WARN_ON(otg_inst == -1)) in get_crtc_by_otg_inst()
356 if (amdgpu_crtc->otg_inst == otg_inst) in get_crtc_by_otg_inst()
3138 irq_source = IRQ_TYPE_PFLIP + acrtc->otg_inst; in dm_gpureset_toggle_interrupts()
3159 irq_source = IRQ_TYPE_VBLANK + acrtc->otg_inst; in dm_gpureset_toggle_interrupts()
9634 acrtc->otg_inst = -1; in remove_stream()
10665 acrtc->otg_inst = status->primary_otg_inst; in amdgpu_dm_commit_streams()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h530 unsigned char otg_inst; member
H A Ddisplay_mode_vba.c769 OTGInstPlane[mode_lib->vba.NumberOfActivePlanes] = dst->otg_inst; in fetch_pipe_params()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_mode.h512 int otg_inst; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/
H A Ddml21_utils.c430 …static_base_state->stream_v1.base.otg_inst = (uint8_t)context->stream_status[dc_stream_idx].primar… in dml21_build_fams2_stream_programming_v2()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c2977 uint32_t otg_inst = params->hubp_vtg_sel_params.otg_inst; in hwss_hubp_vtg_sel() local
2980 hubp->funcs->hubp_vtg_sel(hubp, otg_inst); in hwss_hubp_vtg_sel()
3832 uint32_t otg_inst) in hwss_add_hubp_vtg_sel() argument
3837 seq_state->steps[*seq_state->num_steps].params.hubp_vtg_sel_params.otg_inst = otg_inst; in hwss_add_hubp_vtg_sel()
H A Ddc_stream.c601 dwb->otg_inst = stream_status->primary_otg_inst; in dc_stream_add_writeback()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml2_utils.c259 pipe_ctx->pipe_dlg_param.otg_inst = (unsigned char)pipe_ctx->stream_res.tg->inst; in populate_pipe_ctx_dlg_params_from_dml()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1235 dto_params.otg_inst = tg->inst; in dce110_disable_stream()
3351 uint32_t otg_inst = pipe_ctx->stream_res.tg->inst + 1; in dce110_set_pipe() local
3354 abm->funcs->set_pipe(abm, otg_inst, panel_cntl->inst); in dce110_set_pipe()

12