Home
last modified time | relevance | path

Searched refs:optc (Results 1 – 25 of 26) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/optc/dcn301/
H A Ddcn301_optc.c53 struct timing_generator *optc, in optc301_set_drr() argument
56 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc301_set_drr()
74 …optc->funcs->set_vtotal_min_max(optc, params->vertical_total_min - 1, params->vertical_total_max -… in optc301_set_drr()
83 optc->funcs->setup_manual_trigger(optc); in optc301_set_drr()
92 optc->funcs->set_vtotal_min_max(optc, 0, 0); in optc301_set_drr()
97 void optc301_setup_manual_trigger(struct timing_generator *optc) in optc301_setup_manual_trigger() argument
99 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc301_setup_manual_trigger()
103 OTG_TRIGA_SOURCE_PIPE_SELECT, optc->inst, in optc301_setup_manual_trigger()
178 void dcn301_timing_generator_init(struct optc *optc1) in dcn301_timing_generator_init()
H A Ddcn301_optc.h32 void dcn301_timing_generator_init(struct optc *optc1);
33 void optc301_setup_manual_trigger(struct timing_generator *optc);
34 void optc301_set_drr(struct timing_generator *optc, const struct drr_params *params);
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn201/
H A Ddcn201_optc.c41 static void optc201_triplebuffer_lock(struct timing_generator *optc) in optc201_triplebuffer_lock() argument
43 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_triplebuffer_lock()
46 OTG_MASTER_UPDATE_LOCK_SEL, optc->inst); in optc201_triplebuffer_lock()
57 static void optc201_triplebuffer_unlock(struct timing_generator *optc) in optc201_triplebuffer_unlock() argument
59 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_triplebuffer_unlock()
69 struct timing_generator *optc, in optc201_validate_timing() argument
75 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_validate_timing()
119 static void optc201_get_optc_source(struct timing_generator *optc, in optc201_get_optc_source() argument
124 struct optc *optc1 = DCN10TG_FROM_TG(optc); in optc201_get_optc_source()
186 void dcn201_timing_generator_init(struct optc *optc1) in dcn201_timing_generator_init()
H A Ddcn201_optc.h70 void dcn201_timing_generator_init(struct optc *optc);
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn35/
H A Ddcn35_optc.h87 void dcn35_timing_generator_init(struct optc *optc1);
89 void dcn35_timing_generator_set_fgcg(struct optc *optc1, bool enable);
91 void optc35_set_drr(struct timing_generator *optc, const struct drr_params *params);
94 struct timing_generator *optc,
97 bool optc35_configure_crc(struct timing_generator *optc,
100 void optc35_wait_otg_disable(struct timing_generator *optc);
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc.c8056 state->optc[i].otg_master_inst = pipe_ctx->stream_res.tg->inst; in dc_capture_register_software_state()
8059 state->optc[i].otg_master_enable = 1; /* Active stream */ in dc_capture_register_software_state()
8060 state->optc[i].otg_disable_point_cntl = 0; /* Normal operation */ in dc_capture_register_software_state()
8061 state->optc[i].otg_start_point_cntl = 0; /* Normal start */ in dc_capture_register_software_state()
8062 state->optc[i].otg_field_number_cntl = (timing->flags.INTERLACE) ? 1 : 0; in dc_capture_register_software_state()
8063 state->optc[i].otg_out_mux = 0; /* Direct output */ in dc_capture_register_software_state()
8066 state->optc[i].otg_h_total = timing->h_total; in dc_capture_register_software_state()
8067 state->optc[i].otg_h_blank_start = timing->h_addressable; in dc_capture_register_software_state()
8068 state->optc[i].otg_h_blank_end = timing->h_total - timing->h_front_porch; in dc_capture_register_software_state()
8069 state->optc[i].otg_h_sync_start = timing->h_addressable + timing->h_front_porch; in dc_capture_register_software_state()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
H A DMakefile25 DC_LIBS = basics bios dml clk_mgr dce gpio hwss irq link dsc resource optc dpp hubbub dccg hubp dio…
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
H A Ddcn30_hwseq.c681 if (dc->debug.enable_mem_low_power.bits.optc) { in dcn30_init_hw()
1320 struct timing_generator *optc = dc->res_pool->timing_generators[i]; in dcn30_get_underflow_debug_data() local
1343 if (optc) in dcn30_get_underflow_debug_data()
1344 if (optc->funcs->optc_read_reg_state) in dcn30_get_underflow_debug_data()
1345 optc->funcs->optc_read_reg_state(optc, out_data->optc_reg_state[i]); in dcn30_get_underflow_debug_data()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c940 .optc = true,
1124 struct optc *tgn10 = in dcn31_timing_generator_create()
1125 kzalloc_obj(struct optc); in dcn31_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
H A Ddcn314_resource.c965 .optc = true,
1189 struct optc *tgn10 = in dcn31_timing_generator_create()
1190 kzalloc_obj(struct optc); in dcn31_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/
H A Ddcn36_resource.c784 .optc = true,
1088 struct optc *tgn10 = in dcn35_timing_generator_create()
1089 kzalloc_obj(struct optc); in dcn35_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
H A Ddcn31_resource.c945 .optc = true,
1132 struct optc *tgn10 = in dcn31_timing_generator_create()
1133 kzalloc_obj(struct optc); in dcn31_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
H A Ddcn35_resource.c797 .optc = true,
1101 struct optc *tgn10 = in dcn35_timing_generator_create()
1102 kzalloc_obj(struct optc); in dcn35_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c945 .optc = true,
1131 struct optc *tgn10 = in dcn31_timing_generator_create()
1132 kzalloc_obj(struct optc); in dcn31_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/
H A Ddcn321_resource.c763 .optc = true,
1062 struct optc *tgn10 = in dcn321_timing_generator_create()
1063 kzalloc_obj(struct optc); in dcn321_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/
H A Ddcn351_resource.c777 .optc = true,
1081 struct optc *tgn10 = in dcn35_timing_generator_create()
1082 kzalloc_obj(struct optc); in dcn35_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn303/
H A Ddcn303_resource.c699 struct optc *tgn10 = kzalloc_obj(struct optc); in dcn303_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn302/
H A Ddcn302_resource.c727 struct optc *tgn10 = kzalloc_obj(struct optc); in dcn302_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn60/
H A Ddcn60_resource.c644 .optc = true,
1242 struct optc *tgn10 = in dcn60_timing_generator_create()
1243 kzalloc_obj(struct optc); in dcn60_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.c776 .optc = true,
1079 struct optc *tgn10 = in dcn401_timing_generator_create()
1080 kzalloc_obj(struct optc); in dcn401_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn42/
H A Ddcn42_resource.c763 .optc = true,
1098 struct optc *tgn10 = in dcn42_timing_generator_create()
1099 kzalloc_obj(struct optc); in dcn42_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn42b/
H A Ddcn42b_resource.c816 .optc = true,
1158 struct optc *tgn10 = in dcn42b_timing_generator_create()
1159 kzalloc_obj(struct optc); in dcn42b_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c773 .optc = true,
1074 struct optc *tgn10 = in dcn32_timing_generator_create()
1075 kzalloc_obj(struct optc); in dcn32_timing_generator_create()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn50/
H A Ddcn50_hwseq.c561 if (dc->debug.enable_mem_low_power.bits.optc) { in dcn50_init_hw()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/
H A Ddcn30_resource.c965 struct optc *tgn10 = in dcn30_timing_generator_create()
966 kzalloc_obj(struct optc); in dcn30_timing_generator_create()

12