Home
last modified time | relevance | path

Searched refs:odm_pipe (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_hwss_hpo_frl.c33 struct pipe_ctx *odm_pipe; in setup_hpo_frl_stream_attribute() local
37 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) in setup_hpo_frl_stream_attribute()
H A Dlink_dpms.c810 struct pipe_ctx *odm_pipe; in link_set_dsc_on_stream() local
826 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) in link_set_dsc_on_stream()
850 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { in link_set_dsc_on_stream()
851 struct display_stream_compressor *odm_dsc = odm_pipe->stream_res.dsc; in link_set_dsc_on_stream()
856 odm_dsc->funcs->dsc_enable(odm_dsc, odm_pipe->stream_res.opp->inst); in link_set_dsc_on_stream()
908 for (odm_pipe = pipe_ctx; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { in link_set_dsc_on_stream()
909 odm_pipe->stream_res.dsc->funcs->dsc_disconnect(odm_pipe->stream_res.dsc); in link_set_dsc_on_stream()
931 odm_pipe->stream_res.dsc->funcs->dsc_disable(odm_pipe->stream_res.dsc); in link_set_dsc_on_stream()
933 dccg->funcs->set_ref_dscclk(dccg, odm_pipe->stream_res.dsc->inst); in link_set_dsc_on_stream()
/linux/drivers/gpu/drm/amd/display/dc/link/accessories/
H A Dlink_dp_cts.c490 struct pipe_ctx *odm_pipe; in set_crtc_test_pattern() local
523 odm_pipe = pipe_ctx; in set_crtc_test_pattern()
524 while (odm_pipe) { in set_crtc_test_pattern()
525 tp_params = &odm_pipe->stream_res.test_pattern_params; in set_crtc_test_pattern()
526 odm_opp = odm_pipe->stream_res.opp; in set_crtc_test_pattern()
529 odm_pipe, in set_crtc_test_pattern()
537 odm_pipe = odm_pipe->next_odm_pipe; in set_crtc_test_pattern()
555 odm_pipe = pipe_ctx; in set_crtc_test_pattern()
556 while (odm_pipe) { in set_crtc_test_pattern()
557 tp_params = &odm_pipe->stream_res.test_pattern_params; in set_crtc_test_pattern()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c820 struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; in get_odm_segment_count() local
823 while (odm_pipe != NULL) { in get_odm_segment_count()
825 odm_pipe = odm_pipe->next_odm_pipe; in get_odm_segment_count()
1193 struct pipe_ctx *odm_pipe; in dcn20_update_odm() local
1199 for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { in dcn20_update_odm()
1200 opp_inst[opp_cnt] = odm_pipe->stream_res.opp->inst; in dcn20_update_odm()
1225 struct pipe_ctx *odm_pipe; in dcn20_blank_pixel_data() local
1245 odm_pipe = pipe_ctx; in dcn20_blank_pixel_data()
1247 while (odm_pipe->next_odm_pipe) { in dcn20_blank_pixel_data()
1248 odm_slice_src = resource_get_odm_slice_src_rect(odm_pipe); in dcn20_blank_pixel_data()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c1628 struct pipe_ctx *odm_pipe; in dcn401_add_dsc_sequence_for_odm_change() local
1635 for (odm_pipe = otg_master->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) in dcn401_add_dsc_sequence_for_odm_change()
1654 for (odm_pipe = otg_master->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { in dcn401_add_dsc_sequence_for_odm_change()
1655 if (!odm_pipe->stream_res.dsc) in dcn401_add_dsc_sequence_for_odm_change()
1661 odm_pipe->stream_res.dsc->inst, num_slices_h); in dcn401_add_dsc_sequence_for_odm_change()
1666 hwss_add_dsc_calculate_and_set_config(seq_state, odm_pipe, true, opp_cnt); in dcn401_add_dsc_sequence_for_odm_change()
1669 hwss_add_dsc_enable_with_opp(seq_state, odm_pipe); in dcn401_add_dsc_sequence_for_odm_change()
1894 struct pipe_ctx *odm_pipe, *mpc_pipe; in dcn401_perform_3dlut_wa_unlock() local
1897 for (odm_pipe = pipe_ctx; odm_pipe != NULL; odm_pipe = odm_pipe->next_odm_pipe) { in dcn401_perform_3dlut_wa_unlock()
1898 for (mpc_pipe = odm_pipe; mpc_pipe != NULL; mpc_pipe = mpc_pipe->bottom_pipe) { in dcn401_perform_3dlut_wa_unlock()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1634 struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; in dce110_apply_single_controller_ctx_to_hw() local
1684 while (odm_pipe) { in dce110_apply_single_controller_ctx_to_hw()
1685 odm_pipe->stream_res.opp->funcs->opp_set_dyn_expansion( in dce110_apply_single_controller_ctx_to_hw()
1686 odm_pipe->stream_res.opp, in dce110_apply_single_controller_ctx_to_hw()
1691 odm_pipe->stream_res.opp->funcs->opp_program_fmt( in dce110_apply_single_controller_ctx_to_hw()
1692 odm_pipe->stream_res.opp, in dce110_apply_single_controller_ctx_to_hw()
1695 odm_pipe = odm_pipe->next_odm_pipe; in dce110_apply_single_controller_ctx_to_hw()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc.c3662 struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; in commit_planes_do_stream_update() local
3668 while (odm_pipe) { in commit_planes_do_stream_update()
3669 odm_pipe->stream_res.opp->funcs->opp_program_fmt(odm_pipe->stream_res.opp, in commit_planes_do_stream_update()
3672 odm_pipe = odm_pipe->next_odm_pipe; in commit_planes_do_stream_update()
4170 struct pipe_ctx *odm_pipe; in commit_planes_for_stream() local
4173 for (odm_pipe = mpcc_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) in commit_planes_for_stream()
4174 odm_pipe->ttu_regs.min_ttu_vblank = MAX_TTU; in commit_planes_for_stream()